DS90C032B Datasheet, PDF (3/16 Pages) National Semiconductor (TI) – LVDS Quad CMOS Differential Line Receiver

DS90C032B
www.ti.com
SNLS052C – MARCH 1999 – REVISED APRIL 2013
Electrical Characteristics
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified⁽¹⁾⁽²⁾
Symbol
Parameter
Conditions
Pin
V_TH
V_TL
Differential Input High Threshold
Differential Input Low Threshold
V_CM = +1.2V
I_IN
Input Current
V_IN = +2.4V
V_IN = 0V
V_CC = 5.5V or 0V
V_OH
Output High Voltage
I_OH = −0.4 mA, V_ID = +200 mV
I_OH = −0.4 mA, Input terminated
V_OL
Output Low Voltage
I_OS
Output Short Circuit Current
I_OL = 2 mA, V_ID = −200 mV
Enabled, V_OUT = 0V⁽³⁾
I_OZ
Output TRI-STATE Current
Disabled, V_OUT = 0V or V_CC
V_IH
Input High Voltage
V_IL
Input Low Voltage
I_I
Input Current
V_CL
Input Clamp Voltage
I_CL = −18 mA
I_CC
No Load Supply Current, Receivers ^{EN, EN* = V}CC ^{or GND, Inputs Open}
Enabled
EN, EN* = 2.4 or 0.5, Inputs Open
I_CCZ
No Load Supply Current, Receivers
Disabled
EN = GND, EN* = V_CC, Inputs Open
R_IN+,
R_IN−
R_OUT
EN,
EN*
V_CC
Min
−100
−10
−10
3.8
3.8
−15
−10
2.0
−10
−1.5
Typ
±1
±1
4.9
4.9
0.07
−60
±1
±1
−0.8
3.5
3.7
3.5
Max
+100
+10
+10
0.3
−100
+10
0.8
+10
10
11
10
Units
mV
mV
μA
μA
V
V
V
mA
μA
V
V
μA
V
mA
mA
mA
(1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground
unless otherwise specified.
(2) All typicals are given for: V_CC = +5.0V, T_A = +25°C.
(3) Output short circuit current (I_OS) is specified as magnitude only, minus sign indicates direction only. Only one output should be shorted
at a time, do not exceed maximum junction temperature specification.
Switching Characteristics
V_CC = +5.0V, T_A = +25°C^(1)(2)(3)
Symbol
Parameter
t_PHLD
t_PLHD
t_SKD
t_SK1
t_TLH
t_THL
t_PHZ
t_PLZ
t_PZH
t_PZL
Differential Propagation Delay High to Low
Differential Propagation Delay Low to High
Differential Skew |t_PHLD − t_PLHD|
Channel-to-Channel Skew⁽⁴⁾
Rise Time
Fall Time
Disable Time High to Z
Disable Time Low to Z
Enable Time Z to High
Enable Time Z to Low
Conditions
C_L = 5 pF, V_ID = 200 mV,
See Figure 2 and Figure 3
R_L = 2 kΩ, C_L = 10 pF,
See Figure 4 and Figure 5
Min Typ Max Units
1.5 3.40 5.0 ns
1.5 3.48 5.0 ns
0
80 600 ps
0
0.6 1.0 ns
0.5 2.0 ns
0.5 2.0 ns
10
15
ns
10
15
ns
4
10
ns
4
10
ns
(1) All typicals are given for: V_CC = +5.0V, T_A = +25°C.
(2) Generator waveform for all tests unless otherwise specified: f = 1 MHz, Z_O = 50Ω, t_r and t_f (0%–100%) ≤ 1 ns for R_IN and t_r and t_f ≤ 6 ns
for EN or EN*.
(3) C_L includes probe and jig capacitance.
(4) Channel-to-Channel Skew is defined as the difference between the propagation delay of one channel and that of the others on the same
chip with an event on the inputs.
Copyright © 1999–2013, Texas Instruments Incorporated
Product Folder Links: DS90C032B
Submit Documentation Feedback
3