English
Language : 

MSP430F249-EP_14 Datasheet, PDF (28/82 Pages) Texas Instruments – MIXED SIGNAL MICROCONTROLLER
MSP430F249-EP
MIXED SIGNAL MICROCONTROLLER
2008
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
Schmitt-trigger inputs − ports P1, P2, P3, P4, P5, P6, RST/NMI, JTAG, XIN, and XT2IN (see Note 6)
PARAMETER
TEST CONDITIONS
VIT+ Positive-going input threshold voltage
VIT− Negative-going input threshold voltage
Vhys Input voltage hysteresis (VIT+ − VIT−)
RPull Pullup/pulldown resistor
CI
Input Capacitance
NOTE 6: XIN and XT2IN only in bypass mode
Pullup: VIN = VSS,
Pulldown: VIN = VCC
VIN = VSS or VCC
VCC
2.2 V
3V
2.2 V
3V
2.2 V
3V
MIN
0.45 VCC
1
1.35
0.25 VCC
0.55
0.75
0.2
0.3
20
TYP
MAX
0.75 VCC
1.65
2.25
0.55 VCC
1.2
1.65
1
1
UNIT
V
V
V
35
50 kW
5
pF
inputs − ports P1 and P2
PARAMETER
tint
External interrupt timing
tcap Timer_A, Timer_B capture timing
TEST CONDITIONS
Port P1, P2: P1.x to P2.x, external
trigger pulse width to set the interrupt
flag (see Note 1)
TA0, TA1, TA2
TB0, TB1, TB2, TB3, TB4, TB5, TB6
VCC
MIN MAX UNIT
2.2 V/3 V
20
ns
2.2 V
62
ns
3V
50
fTAext Timer_A, Timer_B clock frequency externally
fTBext applied to pin
TACLK, TBCLK, INCLK: t(H) = t(L)
2.2 V
3V
8
MHz
10
fTAint
fTBint
Timer_A, Timer_B clock frequency
SMCLK or ACLK signal selected
2.2 V
3V
8
MHz
10
NOTE 1: The external signal sets the interrupt flag every time the minimum t(int) parameters are met. It may be set even with trigger signals shorter
than t(int).
leakage current − ports P1, P2, P3, P4, P5, and P6 (see Note 1 and 2)
PARAMETER
TEST CONDITIONS
VCC
MIN MAX UNIT
Ilkg(Px.x)
High impedance leakage current See Notes 1 and 2
2.2 V/3 V
±50 nA
NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.
2. The leakage of digital port pins is measured individually. The port pin is selected for input and the pullup/pull−down resistor is
disabled..
standard inputs − RST/NMI
PARAMETER
VIL Low-level input voltage
VIH High-level input voltage
TEST CONDITIONS
VCC
2.2 V/3 V
2.2 V/3 V
MIN
VSS
0.8VCC
MAX
VSS + 0.6
VCC
UNIT
V
V
28
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265