English
Language : 

TM4C1230E6PM Datasheet, PDF (231/1103 Pages) Texas Instruments – Tiva™ TM4C1230E6PM Microcontroller
Tiva™ TM4C1230E6PM Microcontroller
Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058
On a read, this register gives the current masked status value of the corresponding interrupt in the
Raw Interrupt Status (RIS) register. All of the bits are RW1C, thus writing a 1 to a bit clears the
corresponding raw interrupt bit in the RIS register (see page 227).
Masked Interrupt Status and Clear (MISC)
Base 0x400F.E000
Offset 0x058
Type RW1C, reset 0x0000.0000
31
30
29
28
27
26
25
24
23
22
reserved
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
Reset
0
0
0
0
0
0
0
0
0
0
15
Type RO
Reset
0
14
13
reserved
RO
RO
0
0
12
11
10
9
8
7
6
BOR0MIS VDDAMIS reserved MOSCPUPMIS reserved PLLLMIS
RO
RW1C RW1C
RO
RW1C
RO
RW1C
0
0
0
0
0
0
0
21
20
RO
RO
0
0
5
4
reserved
RO
RO
0
0
19
18
17
16
RO
RO
RO
RO
0
0
0
0
3
2
1
0
MOFMIS reserved BOR1MIS reserved
RO
RO
RW1C
RO
0
0
0
0
Bit/Field
31:12
11
Name
reserved
BOR0MIS
Type
Reset Description
RO 0x0000.00 Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
RW1C
0
VDD under BOR0 Masked Interrupt Status
Value Description
0 When read, a 0 indicates that a BOR0 condition has not
occurred.
A write of 0 has no effect on the state of this bit.
1 When read, a 1 indicates that an unmasked interrupt was
signaled because of a BOR0 condition.
Writing a 1 to this bit clears it and also the BOR0RIS bit in the
RIS register.
10
VDDAMIS
RW1C
0
VDDA Power OK Masked Interrupt Status
Value Description
0 When read, a 0 indicates that VDDA power is good.
A write of 0 has no effect on the state of this bit.
1 When read, a 1 indicates that an unmasked interrupt was
signaled because VDDA was below the proper functioning
voltage.
Writing a 1 to this bit clears it and also the VDDARIS bit in the
RIS register.
9
reserved
RO
0
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
June 12, 2014
231
Texas Instruments-Production Data