DS92LX1621_16 Datasheet, PDF (23/49 Pages) Texas Instruments – 10 - 50 MHz DC-Balanced Channel Link III Serializer and Deserializer with Bi-Directional Control Channel

DS92LX1621, DS92LX1622
www.ti.com
SNLS327I – MAY 2010 – REVISED JANUARY 2014
Addr
(Hex)
1D
1E
1F
20
21
22
23
24
25
Name
GPIO[0] Config
GPIO[1] Config
GPIO[2] Config
GPIO[3] Config
GPIO[4] Config
GPIO[5] Config
General Purpose
Control Reg
BIST
BIST_ERR
Table 2. DS92LX1622 Control Registers (continued)
Bits
Field
7:3 RESERVED
2 GPIO0 SET
1 GPIO0 DIR
0 GPIO0 EN
7:3 RESERVED
2 GPIO1 SET
1 GPIO1 DIR
0 GPIO1 EN
7:3 RESERVED
2 GPIO2 SET
1 GPIO2 DIR
0 GPIO2 EN
7:3 RESERVED
2 GPIO3 SET
1 GPIO3 DIR
0 GPIO3 EN
7:3 RESERVED
2 GPIO4 SET
1 GPIO4 DIR
0 GPIO4 EN
7:3 RESERVED
2 GPIO5 SET
1 GPIO5 DIR
0 GPIO5 EN
GPCR[7]
GPCR[6]
GPCR[5]
7:0
GPCR[4]
GPCR[3]
GPCR[2]
GPCR[1]
GPCR[0]
0 BIST_EN
7:0 BIST_ERR
R/W Default
Description
RW 00010'b Reserved
RW
1
1: Configured as GPIO
0: Configured as ROUT data (OSS_SEL controlled)
RW
1
0: Output
1: Input
RW
1
0: TRI-STATE
1: Enabled
RW
0
Reserved
RW
1
1: Configured as GPIO
0: Configured as ROUT data (OSS_SEL controlled)
RW
1
0: Output
1: Input
RW
1
0: TRI-STATE
1: Enabled
RW
0
Reserved
RW
0
1: Configured as GPIO
0: Configured as ROUT0 data (OSS_SEL controlled)
RW
0
0: Output
1: Input
RW
1
0: TRI-STATE
1: Enabled
RW
0
Reserved
RW
0
1: Configured as GPIO
0: Configured as ROUT1 data (OSS_SEL controlled)
RW
0
0: Output
1: Input
RW
1
0: Tri-state
1: Enabled
RW
0
Reserved
RW
0
1: Configured as GPIO
0: Configured as ROUT2 data (OSS_SEL controlled)
RW
0
0: Output
1: Input
RW
1
0: TRI-STATE
1: Enabled
RW
0
Reserved
RW
0
1: Configured as GPIO
0: Configured as ROUT3 data (OSS_SEL controlled)
RW
0
0: Output
1: Input
RW
1
0: TRI-STATE
1: Enabled
RW
0
0: LOW
1: HIGH
BIST Enable
RW
0
0: Normal operation
1: Bist Enable
R
0
Bist Error Counter
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
23
Product Folder Links: DS92LX1621 DS92LX1622