AM1806_16 Datasheet, PDF (206/245 Pages) Texas Instruments – AM1806 ARM® Microprocessor

AM1806
SPRS658F – FEBRUARY 2010 – REVISED MARCH 2014
www.ti.com
6.23.2 VPIF Electrical Data/Timing
Table 6-97. Timing Requirements for VPIF VP_CLKINx Inputs⁽¹⁾ (see Figure 6-65)
NO.
1 t_c(VKI)
Cycle time, VP_CLKIN0
Cycle time, VP_CLKIN1/2/3
2 t_w(VKIH)
3 t_w(VKIL)
4 t_t(VKI)
Pulse duration, VP_CLKINx high
Pulse duration, VP_CLKINx low
Transition time, VP_CLKINx
(1) C = VP_CLKINx period in ns.
1.3V, 1.2V
MIN MAX
13.3
13.3
0.4C
0.4C
5
1.1V
MIN MAX
20
20
0.4C
0.4C
5
1.0V
MIN MAX
37
37
0.4C
0.4C
5
UNIT
ns
ns
ns
ns
ns
1
2
4
3
VP_CLKINx
4
Figure 6-65. Video Port Capture VP_CLKINx Timing
Table 6-98. Timing Requirements for VPIF Channels 0/1 Video Capture Data and Control Inputs
(see Figure 6-66)
NO.
1
t_{su(VDINV-VKIH)}
2
t_{h(VKIH-VDINV)}
Setup time, VP_DINx valid before
VP_CLKIN0/1 high
Hold time, VP_DINx valid after
VP_CLKIN0/1 high
1.3V
1.2V
1.1V
1.0V
UNIT
MIN MAX MIN MAX MIN MAX MIN MAX
4
4
6
7
ns
0.5
0
0
0
ns
VP_CLKIN0/1
1
2
VP_DINx/FIELD/
HSYNC/VSYNC
Figure 6-66. VPIF Channels 0/1 Video Capture Data and Control Input Timing
206 Peripheral Information and Electrical Specifications
Copyright © 2010–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM1806