OMAP3515DCUS Datasheet, PDF (183/264 Pages) Texas Instruments – OMAP3515 and OMAP3503 Applications Processors

OMAP3515, OMAP3503
www.ti.com
SPRS505H – FEBRUARY 2008 – REVISED OCTOBER 2013
Figure 6-22 shows the topology and routing for the DQS and DQ net classes; the routes are point to point.
Skew matching across bytes is not needed nor recommended.
T
E0
A1
T
E1
T
A1
E2
T
E3
OMAP
Figure 6-22. DQS and DQ Routing and Topology
Table 6-21. DQS and DQ Routing Specification⁽¹⁾
NO.
PARAMETER
MIN
TYP
MAX
UNIT
NOTES
2
DQS E Skew Length Mismatch
25
Mils
3
Center to Center DQS to other LPDDR
trace spacing
4w
See Note⁽²⁾
4
DQS/DQ nominal trace length
DQLM - 50
DQLM
DQLM + 50
Mils
See Note⁽³⁾
5
DQ to DQS Skew Length Mismatch
100
Mils
6
DQ to DQ Skew Length Mismatch
100
Mils
7
Center to Center DQ to other LPDDR
trace spacing
4w
See Note⁽²⁾
8
Center to Center DQ to other DQ trace
spacing
3w
See Note⁽²⁾,⁽⁴⁾
9
DQ E Skew Length Mismatch
100
Mils
(1) Series terminator, if used, should be located closest to LPDDR.
(2) Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(3) Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(4) DQLM is the longest Manhattan distance of the DQS and DQ net classes.
Copyright © 2008–2013, Texas Instruments Incorporated
TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 183
Submit Documentation Feedback
Product Folder Links: OMAP3515 OMAP3503