OMAP-L138_16 Datasheet, PDF (138/286 Pages) Texas Instruments – OMAP-L138 C6000 DSP ARM Processor

OMAP-L138
SPRS586I – JUNE 2009 – REVISED SEPTEMBER 2014
www.ti.com
Figure 6-24 shows the topology and routing for the DQS and D net class; the routes are point to point.
Skew matching across bytes is not needed nor recommended.
T
E0
A1
T
E1
A1
Figure 6-24. DQS and D Routing and Topology
Table 6-37. DQS and D Routing Specification
NO. PARAMETER
1 Center to center DQS to other DDR2/mDDR trace spacing⁽¹⁾
2 DQS/D nominal trace length⁽³⁾⁽⁴⁾
3 D to DQS Skew Length Mismatch⁽⁴⁾
4 D to D Skew Length Mismatch⁽⁴⁾
5 Center to center D to other DDR2/mDDR trace spacing⁽¹⁾⁽⁵⁾
6 Center to Center D to other D trace spacing⁽¹⁾⁽⁶⁾
MIN
4w ⁽²⁾
DQLM-50
4w ⁽²⁾
3w ⁽²⁾
TYP
DQLM
MAX
UNIT
DQLM+50
Mils
100
Mils
100
Mils
(1) Center to center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing
congestion.
(2) w = PCB trace width as defined in Table 6-29.
(3) Series terminator, if used, should be located closest to DDR.
(4) There is no need and it is not recommended to skew match across data bytes, i.e., from DQS0 and data byte 0 to DQS1 and data byte
1.
(5) D's from other DQS domains are considered other DDR2/mDDR trace.
(6) DQLM is the longest Manhattan distance of each of the DQS and D net class.
138 Peripheral Information and Electrical Specifications
Copyright © 2009–2014, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: OMAP-L138