 English |
|
|
|
|
|
|
|
| SN74AUP1G79_17 Datasheet, PDF (13/45 Pages) Texas Instruments – SN74AUP1G79 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop | |||
| |||
| ◁ |
www.ti.com
SN74AUP1G79
SCES592I â JULY 2004 â REVISED SEPTEMBER 2017
7 Parameter Measurement Information
7.1 Propagation Delays, Setup and Hold Times, and Pulse Width
From Output
Under Test
CL
(see Note A)
1 MW
LOAD CIRCUIT
VCC = 0.8 V
VCC = 1.2 V
± 0.1 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
CL 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF
VM
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VCC/2
VI
VCC
VCC
VCC
VCC
VCC
VCC
Input
VI
VM
VM
0V
tPLH
Output
VM
tPHL
VM
VOH
VOL
tPHL
tPLH
Output
VOH
VM
VM
VOL
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
Input
Timing Input
Data Input
tw
VCC/2
VCC/2
VCC
0V
VOLTAGE WAVEFORMS
PULSE DURATION
VCC
VCC/2
0V
tsu
th
VCC/2
VCC
VCC/2
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR⤠10 MHz, ZO = 50 W, tr/tf = 3 ns.
C. The outputs are measured one at a time, with one transition per measurement.
D. tPLH and tPHL are the same as tpd.
E. All parameters and waveforms are not applicable to all devices.
Figure 3. Load Circuit and Voltage Waveforms
Copyright © 2004â2017, Texas Instruments Incorporated
Product Folder Links: SN74AUP1G79
Submit Documentation Feedback
13
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese