SN74AUP1G126_17 Datasheet, PDF (12/40 Pages) Texas Instruments – Low-Power Single Bus Buffer Gate With 3-State Output

SN74AUP1G126
SCES596G – JULY 2004 – REVISED AUGUST 2017
7 Parameter Measurement Information
7.1 (Propagation Delays, Setup and Hold Times, and Pulse Width)
From Output
Under Test
CL
1M
(See Note A)
Load Circut
VCC = 0.8 V
VCC = 1.2 V
± 0.1 V
VCC = 1.5 V
± 0.1 V
VCC = 1.8 V
± 0.15 V
VCC = 2.5 V
± 0.2 V
VCC = 3.3 V
± 0.3 V
CL _{5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF 5, 10, 15, 30 pF}
VM
VCC / 2
VCC / 2
VCC / 2
VCC / 2
VCC / 2
VCC / 2
VI
VCC
VCC
VCC
VCC
VCC
VCC
www.ti.com
Input
VM
VI
VM
0V
tPLH
tPLH
Output
VOH
VM
VM
VOL
tPLH
Output
tPLH
VOH
VM
VM
VOL
Voltage Waveforms Propagation Delay
Times Inverting and Noninverting Outputs
Input
Timing Input
Data Input
tw
VCC / 2
Voltage Waveforms
Pulse Duration
VCC
VCC / 2
0V
VCC
VCC / 2
0V
tsu
th
VCC / 2
VCC
VCC / 2
0V
Voltage Waveforms
Setup and Hold Times
Notes:
A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: 355 ” 10 MHz, ZO = 50
C. The outputs are measured one at a time, with one transition per measurement.
D. tPLH And tPHL Are the same as Tpd.
E. All parameters and waveforms are not applicable in all devices.
, tr / tf = 3 ns.
Figure 2. Load Circuit and Voltage Waveforms
12
Submit Documentation Feedback
Copyright © 2004–2017, Texas Instruments Incorporated
Product Folder Links: SN74AUP1G126