English
Language : 

BQ29312_15 Datasheet, PDF (12/39 Pages) Texas Instruments – FOUR CELL LITHIUM-ION
◁
bq29312
SLUS546E – MARCH 2003 – REVISED MARCH 2005
FUNCTIONAL DESCRIPTION (continued)
For improved measurement accuracy, VOS(ACT) for each cell voltage should be measured.
• Set CAL1=0, CAL0=0, CELL1=0, CELL0=1, VMEN=1
• Set CAL1=0, CAL0=0, CELL1=1, CELL0=0, VMEN=1
• Set CAL1=0, CAL0=0, CELL1=1, CELL0=1, VMEN=1
Measuring VO(3-4) , VO(2-3), VO(1-2),
• VC4 – VC5 = {VO(4-5)– V(CELLOUT)}/ K(ACT)
• VC3 – VC4 = {VO(3-4)– V(CELLOUT)}/ K(ACT)
• VC2 – VC3 = {VO(2-3)– V(CELLOUT)}/ K(ACT)
• VC1 – VC2 = {VO(1-2)– V(CELLOUT)}/ K(ACT)
www.ti.com
Cell Balance Control
The cell balance control allows a small bypass path to be controlled for any one series element. The purpose of
this bypass path is to reduce the current into any one cell during charging to bring the series elements to the
same voltage. Series resistors placed between the input pins and the positive series element nodes control the
bypass current value. Individual series element selection is made using bits 4 through 7 of the CELL_SEL
register.
Thermistor Drive Circuit (TOUT)
The TOUT pin can be enabled to drive a thermistor from REG. The typical thermistor resistance is 10 kΩ at
25°C. The default-state is OFF to conserve power. The maximum output impedance is 100 Ω. TOUT is enabled
in FUNCTION CTL Register (bit 5).
Open Drain Drive Circuit (OD)
The open drain output has 1-mA current source drive with a maximum output voltage of 25 V. The OD output is
enabled or disabled by OUTPUT CTL Register (bit 4) and has a default state of OFF.
XALERT (XALERT)
XALERT is driven low when an OL or SC current fault is detected, if the SLEEP pin changes state or a watchdog
fault occurs. To clear XALERT, toggle (from 0, set to 1 then reset to 0) OUTPUT CTL (bit 0), then read the
STATUS register.
Latch Clear (LTCLR)
When a current limit fault or watch dog timer fault occurs, the state is latched. To clear these faults, toggle (from
0, set 1 then reset to 0) LTCLR in the OUTPUT CTL register (bit 0).
Figure 1 is the LTCLR and XALERT clear example after sensing short-circuit.
12
 ▷