LM3S1937 Datasheet, PDF (11/673 Pages) Texas Instruments – Stellaris® LM3S1937 Microcontroller

Stellaris^® LM3S1937 Microcontroller
Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 ........ 473
Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1 ......................................... 474
Figure 13-10. MICROWIRE Frame Format (Single Frame) ........................................................ 474
Figure 13-11. MICROWIRE Frame Format (Continuous Transfer) ............................................. 475
Figure 13-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements ............ 476
Figure 14-1. I²C Block Diagram ............................................................................................. 505
Figure 14-2. I²C Bus Configuration ........................................................................................ 506
Figure 14-3. START and STOP Conditions ............................................................................. 506
Figure 14-4. Complete Data Transfer with a 7-Bit Address ....................................................... 507
Figure 14-5. R/S Bit in First Byte ............................................................................................ 507
Figure 14-6. Data Validity During Bit Transfer on the I²C Bus ................................................... 507
Figure 14-7. Master Single SEND .......................................................................................... 511
Figure 14-8. Master Single RECEIVE ..................................................................................... 512
Figure 14-9. Master Burst SEND ........................................................................................... 513
Figure 14-10. Master Burst RECEIVE ...................................................................................... 514
Figure 14-11. Master Burst RECEIVE after Burst SEND ............................................................ 515
Figure 14-12. Master Burst SEND after Burst RECEIVE ............................................................ 516
Figure 14-13. Slave Command Sequence ................................................................................ 517
Figure 15-1. Analog Comparator Module Block Diagram ......................................................... 541
Figure 15-2. Structure of Comparator Unit .............................................................................. 542
Figure 15-3. Comparator Internal Reference Structure ............................................................ 543
Figure 16-1. PWM Unit Diagram ............................................................................................ 554
Figure 16-2. PWM Module Block Diagram .............................................................................. 555
Figure 16-3. PWM Count-Down Mode .................................................................................... 557
Figure 16-4. PWM Count-Up/Down Mode .............................................................................. 557
Figure 16-5. PWM Generation Example In Count-Up/Down Mode ........................................... 558
Figure 16-6. PWM Dead-Band Generator ............................................................................... 558
Figure 17-1. 100-Pin LQFP Package Pin Diagram .................................................................. 592
Figure 17-2. 108-Ball BGA Package Pin Diagram (Top View) ................................................... 593
Figure 20-1. Load Conditions ................................................................................................ 625
Figure 20-2. JTAG Test Clock Input Timing ............................................................................. 628
Figure 20-3. JTAG Test Access Port (TAP) Timing .................................................................. 628
Figure 20-4. JTAG TRST Timing ............................................................................................ 628
Figure 20-5. External Reset Timing (RST) .............................................................................. 629
Figure 20-6. Power-On Reset Timing ..................................................................................... 629
Figure 20-7. Brown-Out Reset Timing .................................................................................... 630
Figure 20-8. Software Reset Timing ....................................................................................... 630
Figure 20-9. Watchdog Reset Timing ..................................................................................... 630
Figure 20-10. Hibernation Module Timing ................................................................................. 631
Figure 20-11. ADC Input Equivalency Diagram ......................................................................... 632
Figure 20-12. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing
Measurement .................................................................................................... 633
Figure 20-13. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer ................. 634
Figure 20-14. SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ..................................... 634
Figure 20-15. I²C Timing ......................................................................................................... 635
Figure D-1. Stellaris LM3S1937 100-Pin LQFP Package Dimensions ..................................... 665
Figure D-2. 100-Pin LQFP Tray Dimensions .......................................................................... 667
Figure D-3. 100-Pin LQFP Tape and Reel Dimensions ........................................................... 668
June 18, 2012
11
Texas Instruments-Production Data