DS90CR483_15 Datasheet, PDF (11/27 Pages) Texas Instruments – 48-Bit LVDS Channel Link SER/DES - 33 - 112 MHz

www.ti.com
DS90CR483, DS90CR484
SNLS047H – FEBRUARY 2000 – REVISED APRIL 2013
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
TPPOS — Transmitter output pulse position (min and max)
RSKM ≥ Cable Skew (type, length) + LVDS Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
Cable Skew — typically 10 ps to 40 ps per foot, media dependent
TJCC — Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
ISI is dependent on interconnect length; may be zero
See APPLICATIONS INFORMATION section for more details.
Figure 13. Receiver Skew Margin (RSKM) without DESKEW
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and
max
RSKMD ≥ TPPOSvariance (d) + TJCC (output jitter)(f) + ISI (m)
d = Tppos — Transmitter output pulse position (min and max)
f = TJCC — Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
m = extra margin - assigned to ISI in long cable applications
See APPLICATIONS INFORMATION section for more details.
Figure 14. Receiver Skew Margin (RSKMD)with DESKEW
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: DS90CR483 DS90CR484