DS80PCI800SQ Datasheet, PDF (10/45 Pages) Texas Instruments – DS80PCI800 2.5 Gbps / 5.0 Gbps / 8.0 Gbps 8 Channel PCI Express Repeater

DS80PCI800
SNLS334E – APRIL 2011 – REVISED MARCH 2012
Electrical Characteristics — Serial Management Bus Interface
Over recommended operating supply and temperature ranges unless other specified.
Symbol
Parameter
Conditions
Min
SERIAL BUS INTERFACE DC SPECIFICATIONS
V_IL
Data, Clock Input Low Voltage
V_IH
Data, Clock Input High Voltage
2.1
I_PULLUP
Current Through Pull-Up Resistor High Power Specification
or Current Source
4
V_DD
I_LEAK-Bus
I_LEAK-Pin
C_I
R_TERM
Nominal Bus Voltage
Input Leakage Per Bus Segment
Input Leakage Per Device Pin
Capacitance for SDA and SCL
External Termination Resistance
pull to V_DD = 2.5V ± 5% OR 3.3V ±
10%
(1)
(1) (2)
Pullup V_DD = 3.3V,
(1) (2) (3)
Pullup V_DD = 2.5V,
(1) (2) (3)
2.375
-200
SERIAL BUS INTERFACE TIMING SPECIFICATIONS
FSMB
Bus Operating Frequency
ENSMB = VDD (Slave Mode)
ENSMB = FLOAT (Master Mode)
280
TBUF
Bus Free Time Between Stop and
Start Condition
1.3
THD:STA
Hold time after (Repeated) Start
At I_PULLUP, Max
Condition. After this period, the first
0.6
clock is generated.
TSU:STA
Repeated Start Condition Setup
Time
0.6
TSU:STO
Stop Condition Setup Time
0.6
THD:DAT
Data Hold Time
0
TSU:DAT
Data Setup Time
100
T_LOW
Clock Low Period
1.3
T_HIGH
Clock High Period
(4)
0.6
t_F
Clock/Data Fall Time
(4)
t_R
Clock/Data Rise Time
(4)
t_POR
Time in which a device must be
(4) (5)
operational after power-on reset
Typ
-15
2000
1000
400
www.ti.com
Max
0.8
3.6
3.6
+200
10
Units
V
V
mA
V
µA
µA
pF
Ω
Ω
400
kHz
520
kHz
µs
µs
µs
µs
ns
ns
µs
50
µs
300
ns
300
ns
500
ms
(1) Recommended value.
(2) Recommended maximum capacitance load per bus segment is 400pF.
(3) Maximum termination voltage should be identical to the device supply voltage.
(4) Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1
SMBus common AC specifications for details.
(5) Guaranteed by Design. Parameter not tested in production.
Timing Diagrams
(OUT+)
VOD (p-p) = (OUT+) ± (OUT-)
(OUT-)
80%
0V
20%
t_RISE
80%
20%
t_FALL
Figure 2. CML Output and Rise and FALL Transition Time
10
Submit Documentation Feedback
Product Folder Links: DS80PCI800
Copyright © 2011–2012, Texas Instruments Incorporated