TIBPSG507AC Datasheet, PDF (1/19 Pages) Texas Instruments – 13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR

TIBPSG507AC
13 × 80 × 8 PROGRAMMABLE SEQUENCE GENERATOR
SRPS002D – D3029, MAY 1987 – REVISED NOVEMBER 1995
• 58-MHz Max Clock Rate
• Ideal for Waveform Generation and
High-Performance State Machine
Applications
• 6-Bit Internal Binary Counter
• 8-Bit Internal State Register
• Programmable Clock Polarity
• Outputs Programmable for Registered or
Combinational Operation
• 6-Bit Counter Simplifies Logic Equation
Development in State Machine Designs
• Programmable Output Enable
description
JT OR NT PACKAGE
(TOP VIEW)
CLK ₁
I0 ₂
I1 ₃
I2 ₄
I3 ₅
I4 ₆
I5 7
Q0 8
Q1 9
Q2 10
Q3 11
GND 12
24 ^V_CC
23 ^I6
22 ^I7
21 ^I8
20 ^I9
19 ^I10
18 I11
17 I12/OE
16 Q7
15 Q6
14 Q5
13 Q4
FK OR FN PACKAGE
(TOP VIEW)
The TIBPSG507AC is a 13 × 80 × 8
Programmable Sequence Generator (PSG) that
offers the system designer unprecedented
flexibility
in
a
high-performance
field-programmable logic device. Applications
such as waveform generators, state machines,
dividers, timers, and simple logic reduction are all
possible with the PSG. By utilizing the built-in
binary counter, the PSG is capable of generating
complex timing controllers. The binary counter
also simplifies logic equation development in state
machine and waveform generator applications.
4 3 2 1 28 27 26
I2 ⁵
25 I8
I3 ⁶
24 I9
I4 ⁷
23 I10
NC ⁸
22 NC
I5 ⁹
21 I11
Q0 ¹⁰
20 I12/OE
Q1 ¹¹
19 Q7
12 13 14 15 16 17 18
The TIBPSG507AC contains 80 product (AND)
terms, a 6-bit binary counter with control logic,
eight S/R state holding registers, and eight
outputs. The eight outputs can be individually
programmed for either registered or
combinational operation. The clock input is fuse
programmable for either positive- or negative-
edge operation.
NC – No internal connection
The 6-bit binary counter is controlled by a synchronous-clear and a count/hold function. Each control function
has a nonregistered and registered option. When either SCLR0 or SCLR1 is taken high, the counter resets to
zero on the next active clock edge. When either CNT/HLD0 or CNT/HLD1 is taken high, the counter is held at
the present count and is not allowed to advance on the active clock edge. The SCLR function overrides the
CNT/HLD feature when both lines are simultaneously high.
Clock polarity is programmable through the clock polarity fuse. Leaving this fuse intact selects positive-edge
triggering. Negative-edge triggering is selected by blowing this fuse. Pin 17 functions as an input and/or an
output enable. When the output enable fuse is intact, all outputs are always enabled allowing pin 17 to be used
strictly as an input. Blowing the output enable fuse lets pin 17 function as an output enable and an input. In this
mode, the outputs are enabled when pin 17 is low and are in a high-impedance state when pin 17 is high.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright © 1995, Texas Instruments Incorporated
1