TMS320C6671_15 Datasheet, PDF (99/238 Pages) Texas Instruments – Fixed and Floating-Point Digital Signal Processor

TMS320C6671
Fixed and Floating-Point Digital Signal Processor
SPRS756E—March 2014
The following figure shows the connection between masters and slaves on TeraNet 3P and TeraNet 6P.
Figure 4-3 TeraNet 3P_A & B for C6671
Bridge_12
Bridge_13
From TeraNet_3_A
Bridge_14
CorePac_n* _M
TNet_2P
CPU/2
TNet_3P_C
CPU/3
TNet_3P_D
CPU/3
S ^{MPU (× 4)}
S ^{TC (× 2)}
S
CC0
S ^{TC (× 4)}
S
CC1
S ^{TC (× 4)}
S
CC2
Tracer_QM_CFG
Tracer_SM
MPU_2
MPU_3
S ^QM_SS
S ^Semaphore
TETB (Debug_SS)
TETB (for core)
Tracer_CFG
MPU_0
To TeraNet_3P_Tracer
* n varies with the number of CorePacs present in the specific device.
S
S
S
S
S
To TeraNet_6P_B
SRIO
Tracer
NETCP
TSIP0
TSIP1
Bridge_20
Copyright 2014 Texas Instruments Incorporated
Submit Documentation Feedback
System Interconnect 99