AMC7812SPAPR Datasheet, PDF (77/92 Pages) Texas Instruments – 12-Bit Analog Monitoring and Control Solution with Multichannel ADC, DACs, and Temperature Sensors

AMC7812
www.ti.com
TEMPERATURE THRESHOLD REGISTERS
SBAS513E – JANUARY 2011 – REVISED SEPTEMBER 2013
LT-High-Threshold Register (Read/Write, Address = 62h, Default = 07FFh, +255.875°C)
MSB
BIT 15
0
BIT 14
0
BIT 13
0
BIT 12
0
BIT 11
THRH
11
BIT 10
THRH
10
BIT 9
THRH
9
BIT 8
THRH
8
BIT 7
THRH
7
BIT 6
THRH
6
BIT 5
THRH
5
BIT 4
THRH
4
BIT 3
THRH
3
BIT 2
THRH
2
BIT 1
THRH
1
LSB
BIT 0
THRH
0
Bits [15:12] = ‘0' when read back. Writing these bits causes no change
LT-Low-Threshold Register (Read/Write, Address = 63h, Default = 0800h, –256°C)
MSB
BIT 15
0
BIT 14
0
BIT 13 BIT 12 BIT 11
0
0 THRL
11
BIT 10
THRL
10
BIT 9
THRL
9
BIT 8
THRL
8
BIT 7
THRL
7
BIT 6
THRL
6
BIT 5
THRL
5
BIT 4
THRL
4
BIT 3
THRL
3
BIT 2
THRL
2
BIT 1
THRL
1
LSB
BIT 0
THRL
0
Bits [15:12] = Reserved. Writing to these bits causes no change. Reading these bits returns '0'.
D1-High-Threshold Register (Read/Write, Address = 64h, Default = 07FFh, +255.875°C)
MSB
BIT 15
0
BIT 14
0
BIT 13
0
BIT 12
0
BIT 11
THRH
11
BIT 10
THRH
10
BIT 9
THRH
9
BIT 8
THRH
8
BIT 7
THRH
7
BIT 6
THRH
6
BIT 5
THRH
5
BIT 4
THRH
4
BIT 3
THRH
3
BIT 2
THRH
2
BIT 1
THRH
1
LSB
BIT 0
THRH
0
Bits [15:12] = ‘0' when read back. Writing these bits causes no change
D1-Low-Threshold Register (Read/Write, Address = 65h, Default = 0800h, –256°C)
MSB
BIT 15
0
BIT 14
0
BIT 13 BIT 12 BIT 11
0
0
THRL
11
BIT 10
THRL
10
BIT 9
THRL
9
BIT 8
THRL
8
BIT 7
THRL
7
BIT 6
THRL
6
BIT 5
THRL
5
BIT 4
THRL
4
BIT 3
THRL
3
BIT 2
THRL
2
BIT 1
THRL
1
LSB
BIT 0
THRL
0
Bits [15:12] = ‘0' when read back. Writing these bits causes no change
D2-High-Threshold Register (Read/Write, Address = 66h, Default = 07FFh, +255.875°C)
MSB
BIT 15
0
BIT 14
0
BIT 13
0
BIT 12
0
BIT 11
THRH
11
BIT 10
THRH
10
BIT 9
THRH
9
BIT 8
THRH
8
BIT 7
THRH
7
BIT 6
THRH
6
BIT 5
THRH
5
BIT 4
THRH
4
BIT 3
THRH
3
BIT 2
THRH
2
BIT 1
THRH
1
LSB
BIT 0
THRH
0
Bits [15:12] = ‘0' when read back. Writing these bits causes no change
D2-Low-Threshold Register (Read/Write, Address = 67h, Default = 0800h, –256°C)
MSB
BIT 15
0
BIT 14
0
BIT 13 BIT 12 BIT 11
0
0
THRL
11
BIT 10
THRL
10
BIT 9
THRL
9
BIT 8
THRL
8
BIT 7
THRL
7
BIT 6
THRL
6
BIT 5
THRL
5
BIT 4
THRL
4
BIT 3
THRL
3
BIT 2
THRL
2
BIT 1
THRL
1
LSB
BIT 0
THRL
0
Bits [15:12] = ‘0' when read back. Writing these bits causes no change
Copyright © 2011–2013, Texas Instruments Incorporated
Product Folder Links: AMC7812
Submit Documentation Feedback
77