SMJ320C6701 Datasheet, PDF (54/62 Pages) Texas Instruments – FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SMJ320C6701
FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SGUS030 – APRIL 2000
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
CLKX
FSX
DX
1
7
6
Bit 0
DR
Bit 0
2
8
4
Bit(n-1)
Bit(n-1)
3
(n-2)
5
(n-2)
(n-3)
(n-4)
(n-3)
(n-4)
Figure 33. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0^†‡ (see Figure 34)
’C6701-14
’C6701-16
NO.
MASTER
SLAVE
UNIT
MIN MAX
MIN MAX
4 tsu(DRV-CKXH) Setup time, DR valid before CLKX high
12
2 – 3P
ns
5 th(CKXH-DRV) Hold time, DR valid after CLKX high
4
5 + 6P
ns
† _{The effects of internal clock jitter are included at test. There is no need to adjust timing numbers for internal clock jitter. P = 1/CPU clock frequency}
in ns. For example, when running parts at 167 MHz, use P = 6 ns.
‡ _{For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.}
54
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443