GC3011 Datasheet, PDF (23/35 Pages) Texas Instruments – DIGITAL RESAMPLER

GC3011 DIGITAL RESAMPLER
4.6 OUTPUT MODE REGISTER
These register sets various output mode controls.
ADDRESS 10: Output Mode Register
BIT
TYPE
0-1
R/W
2
R/W
3
R/W
4
R/W
5
R/W
6
R/W
7
R/W
NAME
FIFO_RESET
BYPASS
Unused
DVAL_EARLY
DVAL_POL
FTEST
PHASE_ONLY
DESCRIPTION
The FIFO is reset to half full according to Table 1 in
Section 4.4.
Turns off the FIFO so that the data and the data
valid flag bypass the FIFO and are output directly
from the chip. The OCK pin must be tied to the CK
pin in this mode.
Normally the DVAL is active for the clock cycle just
before the DO output changes. When this bit is set
the DVAL strobe comes out one clock earlier so that
it can be used as a clock enable to GRAYCHIP
devices which need the clock enable to be active
one clock earlier.
The DVAL strobe is normally active high. DVAL is
active low when DVAL_POL is high.
Used to turn off FIFO multi-chip synch signals
during diagnostics.
The FIFO driven phase detector is turned off when
this bit is set and the PLL is driven by the phase
detector only. Normally low.
GRAYCHIP,INC.
- 23 -
JULY 22, 1996
This document contains information which may be changed at any time without notice