GC3011 Datasheet, PDF (21/35 Pages) Texas Instruments – DIGITAL RESAMPLER

GC3011 DIGITAL RESAMPLER
4.4 SYNC MODE REGISTER
The Sync mode control register determines how the circuits within the chip are synchronized. Each
circuit which requires synchronization can be configured to be synchronized to the sync input (SI), or to the
terminal count of the sync counter (TC). The sync to each circuit can also be set to be always on or always
off. Each circuit is given a two bit sync mode control which is defined as:
Table 2: SYNC MODES
MODE
SYNC DESCRIPTION
0 “0” (never asserted)
1 SI
2 TC
3 “1” (always)
NOTE: the internal syncs are active high. The SI input has been inverted to be the active high sync
SI.
ADDRESS 8:
SYNC MODE
BIT
0,1 (LSBs)
2,3
TYPE
R/W
R/W
NAME
LOAD_RATIO
RATE_ACC
4,5
R/W
6,7
R/W
DELAY_ACC
OUTPUT_SYNC
DESCRIPTION
The resampling ratio load selection
The rate accumulator sync selection. The rate
accumulator in the RLL is initialized when this sync
occurs.
The delay accumulator sync selection. The delay
accumulator is initialized when this sync occurs.
The selected sync is inverted and output on the SO pin.
Mode 0 in Table 1 is replaced by the one-shot sync for
the output sync selection.
GRAYCHIP,INC.
- 21 -
JULY 22, 1996
This document contains information which may be changed at any time without notice