 English |
|
|
|
|
|
|
|
| DAC8565 Datasheet, PDF (22/46 Pages) Texas Instruments – 16-Bit, Quad Channel, Ultra-Low Glitch, Voltage Output DIGITAL-TO-ANALOG CONVERTER with 2.5V, 2ppm/°C Internal Reference | |||
| |||
| ◁ |
DAC8565
SBAS411A â JUNE 2007 â REVISED NOVEMBER 2007
www.ti.com
TYPICAL CHARACTERISTICS: DAC at VDD = 2.7V (continued)
At TA = +25°C, internal reference used, and DAC output not loaded, all DAC codes in straight binary data format, unless
otherwise noted
1300
1200
POWER-SUPPLY CURRENT
vs DIGITAL INPUT CODE
VDD = 2.7V
Internal VREF Included
1100
1000
900
1600
POWER-SUPPLY CURRENT
vs LOGIC INPUT VOLTAGE
VDD = 2.7V, Internal VREF Included
SYNC Input (all other digital inputs = GND)
1400
1200
1000
Sweep from
2.7V to 0V
Sweep from 0V to 2.7V
800
0
8192 16384 24576 32768 40960 49152 57344 65536
Digital Input Code
Figure 78.
FULL-SCALE SETTLING TIME:
2.7V RISING EDGE
Trigger Pulse 2.7V/div
Rising
Edge
0.5V/div
VDD = 2.7V
Int VREF = 2.5V
From Code: 0000h
To Code: FFFFh
Zoomed Rising Edge
1mV/div
Time (2ms/div)
Figure 80.
HALF-SCALE SETTLING TIME:
2.7V RISING EDGE
Trigger Pulse 2.7V/div
Rising
Edge
0.5V/div
VDD = 2.7V
Int VREF = 2.5V
From Code: 4000h
To Code: CFFFh
Zoomed Rising Edge
1mV/div
Time (2ms/div)
Figure 82.
800
0
0.5
1.0
1.5
2.0
2.5
3.0
VLOGIC (V)
Figure 79.
FULL-SCALE SETTLING TIME:
2.7V FALLING EDGE
Trigger Pulse 2.7V/div
VDD = 2.7V
Int VREF = 2.5V
From Code: FFFFh
To Code: 0000h
Falling
Edge
0.5V/div
Zoomed Falling Edge
1mV/div
Time (2ms/div)
Figure 81.
HALF-SCALE SETTLING TIME:
2.7V FALLING EDGE
Trigger Pulse 2.7V/div
VDD = 2.7V
Int VREF = 2.5V
From Code: CFFFh
To Code: 4000h
Falling
Edge
0.5V/div
Zoomed Falling Edge
1mV/div
Time (2ms/div)
Figure 83.
22
Submit Documentation Feedback
Product Folder Link(s): DAC8565
Copyright © 2007, Texas Instruments Incorporated
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese