AM1707_15 Datasheet, PDF (185/200 Pages) Texas Instruments – AM1707 ARM® Microprocessor

www.ti.com
AM1707
SPRS637E – FEBRUARY 2010 – REVISED JUNE 2014
6.30.1 JTAG Port Description
The device target debug interface uses the five standard IEEE 1149.1(JTAG) signals (TRST, TCK, TMS,
TDI, and TDO), a return clock (RTCK) due to the clocking requirements of the ARM926EJ-S and EMU0 .
TRST holds the debug and boundary scan logic in reset when pulled low (its default state). Since TRST
has an internal pull-down resistor, this ensures that at power up the device functions in its normal (non-
test) operation mode if TRST is not connected. Otherwise, TRST should be driven inactive by the
emulator or boundary scan controller. Boundary scan test cannot be performed while the TRST pin is
pulled low.
PIN
TRST
TCK
RTCK
TMS
TDI
TDO
EMU0
TYPE
I
I
O
I
I
O
I/O
Table 6-111. JTAG Port Description
NAME
Test Logic Reset
Test Clock
Returned Test Clock
Test Mode Select
Test Data Input
Test Data Output
Emulation 0
DESCRIPTION
When asserted (active low) causes all test and debug logic in the device to be reset along
with the IEEE 1149.1 interface
This is the test clock used to drive an IEEE 1149.1 TAP state machine and logic.
Depending on the emulator attached to , this is a free running clock or a gated clock
depending on RTCK monitoring.
Synchronized TCK. Depending on the emulator attached to, the JTAG signals are clocked
from RTCK or RTCK is monitored by the emulator to gate TCK.
Directs the next state of the IEEE 1149.1 test access port state machine
Scan data input to the device
Scan data output of the device
Channel 0 trigger + HSRTDX
6.30.2 Scan Chain Configuration Parameters
Table 6-112 shows the TAP configuration details required to configure the router/emulator for this device.
Router Port ID
17
18
19
Default TAP
No
No
No
Table 6-112. JTAG Port Description
TAP Name
Reserved
ARM926
ETB
Tap IR Length
38
4
4
The router is ICEPick revision C and has a 6-bit IR length.
6.30.3 Initial Scan Chain Configuration
The first level of debug interface that sees the scan controller is the TAP router module. The debugger
can configure the TAP router for serially linking up to 16 TAP controllers or individually scanning one of
the TAP controllers without disrupting the IR state of the other TAPs.
6.30.3.1 Adding TAPS to the Scan Chain
The TAP router must be programmed to add additional TAPs to the scan chain. The following JTAG scans
must be completed to add the ARM926EJ-S to the scan chain.
A Power-On Reset (POR) or the JTAG Test-Logic Reset state configures the TAP router to contain only
the router’s TAP.
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications 185
Submit Documentation Feedback
Product Folder Links: AM1707