English
Language : 

BQ24160A_15 Datasheet, PDF (16/52 Pages) Texas Instruments – bq2416xx 2.5A, Dual-Input, Single-Cell Switched-Mode Li-Ion Battery Charger with Power Path Management and I2C Interface
bq24160, bq24160A, bq24161
bq24161B, bq24163, bq24168
SLUSAO0F – NOVEMBER 2011 – REVISED JULY 2014
www.ti.com
Feature Description (continued)
Power Path Management section for more details.) The termination current level is programmable. When setting
the termination threshold less than 150mA, the reverse boost protection may trip falsely with load transients and
very fully charged batteries. This will prevent termination while in the reverse boost protection and may extend
charge time. To disable the charge current termination, the host sets the charge termination bit (TE) of charge
control register to 0, refer to I2C section for details.
A new charge cycle is initiated if CD is low when either
1. VSUPPLY rises above UVLO while a battery with VBAT < VBATREG - VRCH is attached or
2. a battery with VBAT < VBATREG - VRCH is attached while VSUPPLY is above UVLO.
With VSUPPLY above UVLO and V(BAT) < VBOVP, a recharge cycle is initiated when one of the following conditions
is detected:
1. The battery voltage falls below the VBAT(REG)-VRCH threshold.
2. CE bit toggle or RESET bit toggle
3. Supplement mode event occurs
4. CD pin or HI-Z bit toggle
VBAT(REG) should never be programmed less than VBAT. If the battery is ever 5% above the regulation threshold,
the battery OVP circuit shuts the PWM converter off immediately and the battery FET is turned on to discharge
the battery to safe operating levels. If the battery OVP condition exists for the 1ms deglitch, a battery OVP fault is
reported in the I2C status registers. The battery OVP fault is cleared when the battery voltage discharges below
VRCH or if the IC enters hi-impedance mode (HZ_MODE=1 or CD=1). Always write bq2416xx to high impedance
mode before changing VBATREG to clear BOVP condition to ensure proper operation.
If the battery voltage is ever greater than VBATREG (for example, when an almost fully charged battery enters
the JEITA WARM state due to the TS pin) but less than VBOVP, the reverse boost protection circuitry may activate
as explained later in this datasheet. If the battery is ever above VBOVP, the buck converter turns off and the
internal battery FET is turned on. This prevents further overcharging of the battery and allows the battery to
discharge to safe operating levels. The battery OVP event does not clear until the battery voltage falls below
VRCH.
9.3.3 Battery Detection
When termination conditions are met, a battery detection cycle is started. During battery detection, IDETECT is
pulled from VBAT for tDETECT to verify there is a battery. If the battery voltage remains above VDETECT for the full
duration of tDETECT, a battery is determined to present and the IC enters “Charge Done”. If VBAT falls below
VDETECT, a “Battery Not Present” fault is signaled and battery detection continues. The next cycle of battery
detection, the bq2416xx turns on IBATSHORT for tDETECT. If VBAT rises to VDETECT, the current source is turned
offand after tDETECT, the battery detection continues through another current sink cycle. Battery detection
continues until charge is disabled or a battery is detected. Once a battery is detected, the fault status clears and
a new charge cycle begins. Battery detection is not run when termination is disabled.
9.3.4 Dynamic Power Path Management (DPPM)
The bq2416xx features a SYS output that powers the external system load connected to the battery. This output
is active whenever a source is connected to IN, USB or BAT. The following sections discuss the behavior of SYS
with a source connected to the supply or a battery source only.
9.3.5 Input Source Connected
When a valid input source is connected to IN or USB and the bq2416xx is NOT in High Impedance mode, the
buck converter enters soft-start and turns on to power the load on SYS. The STAT/INT pin outputs a 128µs
interrupt pulse to alert the host that an input has been connected. The FAULT bits indicate a normal condition,
and the Supply Status register indicates that a new supply is connected. The CE bit (bit 1) in the control register
(0x02) indicates whether a charge cycle is initiated. By default, the bq2416xx (CE=0) enables a charge cycle
when a valid input source is connected. When the CE bit is '1' and a valid input source is connected, the battery
FET is turned off and the SYS output is regulated to the VSYS(REG) programmed by the VBATREG threshold in the
I2C register. A charge cycle is initiated when the CE bit is written to a 0 value (cleared).
16
Submit Documentation Feedback
Copyright © 2011–2014, Texas Instruments Incorporated
Product Folder Links: bq24160 bq24160A bq24161 bq24161B bq24163 bq24168