English
Language : 

BQ24292I Datasheet, PDF (11/42 Pages) Texas Instruments – I2C Controlled 4.5A Single Cell USB/Adapter Charger With Narrow VDC Power Path Management and USB OTG
www.ti.com
bq24292i
SLUSBI4 – APRIL 2013
ELECTRICAL CHARACTERISTICS (continued)
VVBUS_UVLOZ < VVBUS < VACOV and VVBUS > VBAT + VSLEEP, TJ = –40°C to 125°C and TJ = 25°C for typical values unless other
noted.
PARAMETER
TEST CONDITIONS
BOOST MODE OPERATION
VOTG_REG
VOTG_REG_ACC
IOTG
OTG output voltage
OTG output voltage accuracy
OTG mode output current
I(VBUS) = 0
I(VBUS) = 0
REG01[0] = 0
REG01[0] = 1
tOTG_DLY
OTG mode enable delay
I(VBUS) = 0
From OTG pin high to VBUS=VOTG_REG
Specified by Design
VOTG_OVP
IOTG_ILIM
IOTG_HSZCP
IRBFET_OCP
OTG over-voltage threshold
LSFET cycle-by-cycle current limit
HSFET under current falling threshold
RBFET over-current threshold
REG01[0] = 1
REG01[0] = 0
tOTG_OCP_OFF
OTG mode overcurrent protection off cycle
time
tOTG_OCP_ON
OTG mode overcurrent protection on cycle
time
REGN LDO
VREGN
REGN LDO output voltage
VVBUS = 10V, IREGN = 40mA
VVBUS = 5V, IREGN = 20mA
IREGN
REGN LDO current limit
VVBUS = 10V, VREGN = 3.8V
LOGIC I/O PIN CHARACTERISTICS (OTG, CE, PSEL, STAT, PG)
VILO
Input low threshold
VIH
Input high threshold
VOUT_LO
Output low saturation voltage
IBIAS
High level leakage current
I2C INTERFACE (SDA, SCL, INT)
Sink current = 5 mA
Pull up rail 1.8V
VIH
Input high threshold level
VIL
Input low threshold level
VOL
Output low threshold level
IBIAS
High-level leakage current
fSCL
SCL clock frequency
DIGITAL CLOCK AND WATCHDOG TIMER
VPULL-UP = 1.8V, SDA and SCL
VPULL-UP = 1.8V, SDA and SCL
Sink current = 5mA
VPULL-UP = 1.8V, SDA and SCL
fHIZ
fDIG
tWDT
Digital crude clock
Digital clock
REG05[5:4]=11
REGN LDO disabled
REGN LDO enabled
REGN LDO enabled
MIN TYP
MAX UNITS
5.00
–2.5%
0.5
1.3
22
5.3
3.2
4.6
100
1.4
1.8
0.6
1.1
32
100
V
2%
A
A
50 ms
5.5 V
A
mA
2.7
A
1.8
ms
µs
5.6
6
4.75
4.8
50
6.4 V
V
mA
0.4 V
1.3
V
0.4 V
1 µA
1.3
V
0.4 V
0.4 V
1 µA
400 kHz
15
1300
136
35
1500
160
50 kHz
1700 kHz
sec
TYPICAL CHARACTERISTICS
Table 1. Tables of Figures
CHARGING EFFICIENCY vs. CHARGING CURRENT
SYSTEM LIGHT LOAD EFFICIENCY vs SYSTEM LOAD CURRENT
BOOST MODE EFFICIENCY vs VBUS LOAD CURRENT
SYS VOLTAGE REGULATION vs SYSTEM LOAD
BOOST MODE VBUS VOLTAGE REGULATION vs VBUS LOAD CURRENT
SYS VOLTAGE vs TEMPERATURE
BAT VOLTAGE vs TEMPERATURE
INPUT CURRENT LIMIT vs TEMPERATURE
CHARGE CURRENT vs TEMPERATURE
FIGURE NO.
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Copyright © 2013, Texas Instruments Incorporated
Product Folder Links :bq24292i
Submit Documentation Feedback
11