THCV231_16 Datasheet, PDF(32/56 Page) THine Electronics, Inc. – The THCV231 and THCV236 are designed to support video data transmission between the host and display.

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

THCV231_16 Datasheet, PDF (32/56 Pages) THine Electronics, Inc. – The THCV231 and THCV236 are designed to support video data transmission between the host and display.

◁

Address

(Hex)

0x80

0x81

0x82

0x83

0x84

-0x8B

0x8C

0x8D

0x8E

0x8F

0x90

-0xBF

Table 32. Sub-Link Slave Control Register

Bit#

R/W

Default

(Hex)

Name

Description

7:0 R

7:1 R

0 RW

7:6 R

5 RW

4 RW

2 RW

1 RW

0 RW

7:6 R

5 RW

4 RW

3 RW

2 RW

1 RW

0 RW

0x00

0x0

2WIRE_RST

2WIRE_RST_END_INT

2WIRE_NACK_INT

GPIO_INT

COMERR_INT

2WIRE_TIMEOUT_INT

SLINK_TIMEOUT_INT

2WIRE_RST_ENABLED_INT_ENABLE

2WIRE_NACK_INT_ENABLE

GPIO_INT_ENABLE

COMERR_INT_ENABLE

2WIRE_TIMEOUT_INT_ENABLE

SLINK_TIMEOUT_INT_ENABLE

Reserved

2-wire serial I/F reset

Write 1: 16 pulse SCL signal is sent to 2-wire serial slave device

connected to Sub-Link Slave.

This bit is a remedy against SDA=L, 2-wire serial stuck condition.

Automatically cleared into 0 after reset action.0 is always read.

Reserved

Cause of interrupt 2-wire serial reset done

0: Normal operation

1: 2-wire serial reset signal has all finished

Any write action: clear this bit into 0

Cause of interrupt 2-wire serial Slave NACK

0: No NACK from remote side 2-wire serial slave ever

1: NACK from remote side 2-wire serial slave once come

Any write action: clear this bit into 0

Cause of interrupt Sub-Link Slave GPIO

0: No change in Slave GPIO inputs ever

1: Slave GPIO inputs have once changed.

This bit is cleared when GPIOn_INPUT_MONITOR (n=4,3) register

(0xC1) is read.

Cause of interrupt Sub-Link communication Error

0: No communication error on Sub-Link ever

1: Communication error on Sub-Link once happened

Any write action: clear this bit into 0

Cause of interrupt 2-wire serial time out

0: 2-wire serial access in time ever

1: 2-wire serial access has once had time out

Any write action: clear this bit into 0

Cause of interrupt Sub-Link time out0: Sub-Link access in time ever

1: Sub-Link has once had time out

Any write action: clear this bit into 0

Reserved

0: "2WIRE_RST_END_INT" is blocked to be reported to Master Side.

1: "2WIRE_RST_END_INT" is allowed to be reported to Master Side.

0: "2WIRE_NACK_INT" is blocked to be reported to Master Side.

1: "2WIRE_NACK_INT" is allowed to be reported to Master Side.

0: "GPIO_INT" is blocked to be reported to Master Side.

1: "GPIO_INT" is allowed to be reported to Master Side.

0: "COMERR_INT" is blocked to be reported to Master Side.

1: "COMERR_INT" is allowed to be reported to Master Side.

0: "2WIRE_TIMEOUT_INT" is blocked to be reported to Master Side.

1: "2WIRE_TIMEOUT_INT" is allowed to be reported to Master Side.

0: "SLINK_TIMEOUT_INT" is blocked to be reported to Master Side.

1: "SLINK_TIMEOUT_INT" is allowed to be reported to Master Side.

7:0 R

0x00

Reserved

6:0 RW

7:2 R

1:0 RW

7:2 R

1:0 RW

0x2D

0x37

0x00

0x0

0x00

0x1

SCL_W_H

SCL_W_L

Reserved

SCL High width [tHIGH] setting. Output SCL High width is defined as below.

((SCL_W_H + 1) * 8 + 8) * tOSC

Reserved

SCL Low width [tLOW] setting. Output SCL Low width is defined as below.

((SCL_W_L + 1) * 8 + 8) * tOSC

Reserved

Reserved. Must be 0

Reserved

7:0 R

0x00

Reserved

Interrupt signal from Sub-Link Slave is reported to Sub-Link Master as Cause of interrupt Sub-Link Slave Side (0x02 bit4 SLAVESIDE_INT).

Note

(*1)

THCV231_THCV236_Rev.2.30_E

32/56

THine Electronics, Inc.

Security E

▷