English
Language : 

71M6533 Datasheet, PDF (60/124 Pages) Teridian Semiconductor Corporation – Energy Meter IC
71M6533/71M6534 Data Sheet
FDS_6533_6534_004
VREF
GNDA GNDD V3P3A V3P3SYS
IAP
IAN
VA
IBP
IBN
VB
ICP
ICN
VC
IDP
IDN
XIN
XOUT
TEST
RX
TX
PB
MUXP
VBAT
EQU
MUX_AL
MUX_DIV
TEMP
2.5V_NV
OSC
(32KHz)
∆Σ ADC
CONVERTER
VBIAS
VADC
VREF
VREF_CAL
VREF_DIS
VBIAS
FIR
FIR_LEN 22
VB_REF
ADC_E
VDDREFZ
VREF
CE
PLS_INV
RTM
PLS_INTERVAL
PLS_MAXWIDTH
CE_LCTN
EQU
RPULSE
PRE_SAMPS WPULSE
SUM_CYCLES
RTM_0...3
XPULSE
RTM_E
CE_E
YPULSE
to TMUX
VOLT
REG
LCD_ONLY
SLEEP
CE_PROG
16
CE_DATA
32
2.5V to logic
2.5V_NV
MCK
RTCLK (32KHz) PLL
MPU_DIV
CKOUT_E
CK_CE
CK_MPU
FLASH
128KB
XRAM
4kB
DIO_PV
DIO_PW
DIO_PX
DIO_PY
RTCA_ADJ
2.5V_NV
TEST
MODE
RTC
RST_SUBSEC
QREG,PREG
RTC_DAY
RTC_HR RTC_DATE
RTC_MIN RTC_MO
RTC_SEC RTC_YR
8
MPU
3
CKTEST CKOUT_E
MULTI- 4
PURPOSE 5
I/O
3
COM0..3
LCD DISPLAY
DRIVER
4
4
LCD_DAC
LCD_MODE
4
LCD_CLK
LCD_E
2
LCD_BLKMAP Segments
LCD_SEG
5
LCD_Y
UART1
PB
XRAM BUS
8
DIGITAL I/O
9
DIO_DIR
DIO_1..24
DIO_R
24
2
DIO
PCSZ
SPI SLAVE
PCLK
PSI SPE
PCMD
PSO
EEPROM I/F
EEDATA
EECTRL
SDATA
SCLK DIO_EEX
VBIAS
UART2/OPTICAL
OPT_RXDIS
OPT_RXINV
OPT_TXE
OPT_TXINV
OPT_TXMOD
OPT_FDC
OPT_TX
OPT_RX OPT_TXE 4
7
V2*
+
V2_OK*
-
V1
POWER FAULT FAULTZ
IRAM BUS IRAM
256B
8
NV RAM
GP0-GP7
2.5V_NV
EMULATOR
ICE_E
E_RXTX
E_TCLK
E_RSTZ
ICE_E
3
TEST
MUX
TMUX[4:0]
V3P3D
VBAT
V2P5
DIO56...DIO58
DIO52/SEG72*...DIO55/SEG75*
DIO47/SEG67...DIO51/SEG71
DIO46/SEG66*
DIO43/SEG63...DIO45/SEG65
DIO42/SEG62*
COM3..0
DIO41/SEG61
DIO36/SEG56*...DIO39/SEG59*
DIO29/SEG49...DIO30/SEG50
DIO28/SEG48*
DIO23/SEG43...DIO27/SEG47
DIO22/SEG42*
DIO13/SEG33...DIO21/SEG41
DIO12/SEG32*
DIO10/SEG30...DIO11/SEG31
DIO9/SEG29/YPULSE
DIO8/SEG28/XPULSE
DIO7/SEG27/RPULSE
DIO6/SEG26/WPULSE
DIO5/SEG25/SDATA
DIO4/SEG24/SDCK
DIO3
DIO2/OPT_TX
DIO1/OPT_RX
SEG20...SEG23
SEG12 ...SEG18
SEG11/E_RST
SEG10/E_TCLK
SEG9/E_RXTX
SEG8
SEG7/MUX_SYNC
SEG6/PSDI
SEG5/PCSZ
SEG4/PSDO
SEG3/PCLK
SEG0...SEG2
TMUXOUT
* 71M6534/6534H only
RESET
ICE_E
3/10/2009
Figure 23: Functional Blocks in SLEEP Mode
(Inactive blocks in the figure are grayed out.)
60
© 2007-2009 TERIDIAN Semiconductor Corporation
v1.1