STM32F777XX Datasheet, PDF (213/255 Pages) STMicroelectronics – Dual mode Quad-SPI

STM32F777xx STM32F778Ax STM32F779xx
Electrical characteristics
Symbol
Table 114. SDRAM read timings⁽¹⁾
Parameter
Min
t_w(SDCLK)
FMC_SDCLK period
t_{su(SDCLKH _Data)}
Data input setup time
t_{h(SDCLKH_Data)}
Data input hold time
t_{d(SDCLKL_Add)}
Address valid time
t_{d(SDCLKL- SDNE)}
Chip select valid time
t_{h(SDCLKL_SDNE)}
Chip select hold time
t_{d(SDCLKL_SDNRAS)}
SDNRAS valid time
t_{h(SDCLKL_SDNRAS)}
SDNRAS hold time
t_{d(SDCLKL_SDNCAS)}
SDNCAS valid time
t_{h(SDCLKL_SDNCAS)}
SDNCAS hold time
1. Guaranteed by characterization results.
2T_HCLK à·¥ 0.5
1.5
1.5
-
-
0.5
-
0.5
-
0
Max
2T_HCLK + 0.5
-
-
3.5
1.5
-
1
-
0.5
-
Unit
ns
Symbol
Table 115. LPSDR SDRAM read timings⁽¹⁾
Parameter
Min
Max
t_W(SDCLK)
FMC_SDCLK period
t_{su(SDCLKH_Data)}
Data input setup time
t_{h(SDCLKH_Data)}
Data input hold time
t_{d(SDCLKL_Add)}
Address valid time
t_{d(SDCLKL_SDNE)}
Chip select valid time
t_{h(SDCLKL_SDNE)}
Chip select hold time
t_{d(SDCLKL_SDNRAS}
SDNRAS valid time
t_{h(SDCLKL_SDNRAS)}
SDNRAS hold time
t_{d(SDCLKL_SDNCAS)}
SDNCAS valid time
t_{h(SDCLKL_SDNCAS)}
SDNCAS hold time
1. Guaranteed by characterization results.
2T_HCLK à·¥ 0.5
0
4.5
-
-
0
-
0
-
0
2T_HCLK + 0.5
-
-
2.5
2.5
-
0.5
-
1.5
-
Unit
ns
DocID028294 Rev 4
213/255
224