STM32F777XX Datasheet, PDF (191/255 Pages) STMicroelectronics – Dual mode Quad-SPI

STM32F777xx STM32F778Ax STM32F779xx
Electrical characteristics
1. Guaranteed by design.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB
Specification - Chapter 7 (version 2.0).
3. No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching
impedance is included in the embedded driver.
USB high speed (HS) characteristics
Unless otherwise specified, the parameters given in Table 95 for ULPI are derived from
tests performed under the ambient temperature, f_HCLK frequency summarized in Table 94
and V_DD supply voltage conditions summarized in Table 93, with the following configuration:
• Output speed is set to OSPEEDRy[1:0] = 11, unless otherwise specified
• Capacitive load C = 20 pF, unless otherwise specified
• Measurement points are done at CMOS levels: 0.5V_DD.
Refer to Section 5.3.20: I/O port characteristics for more details on the input/output
characteristics.
Symbol
Table 93. USB HS DC electrical characteristics
Parameter
Min.⁽¹⁾
Input level
V_DD USB OTG HS operating voltage
1.7
1. All the voltages are measured from the local ground potential.
Max.⁽¹⁾
3.6
Unit
V
Table 94. USB HS clock timing parameters⁽¹⁾
Symbol
Parameter
Min
Typ
-
f_HCLK value to guarantee proper operation of
USB HS interface
30
-
F_{START_8BIT} Frequency (first transition) 8-bit ±10%
54
60
F_STEADY
Frequency (steady state) ±500 ppm
59.97
60
D_{START_8BIT} Duty cycle (first transition)
8-bit ±10%
40
50
D_STEADY
Duty cycle (steady state) ±500 ppm
49.975
50
t_STEADY
Time to reach the steady state frequency and
duty cycle after the first transition
-
-
t_{START_DEV Clock startup time after the} Peripheral
-
-
t_{START_HOST} ^{de-assertion of SuspendM}
Host
-
-
t_PREP
PHY preparation time after the first transition
of the input clock
-
-
1. Guaranteed by design.
Max Unit
-
MHz
66 MHz
60.03 MHz
60
%
50.025 %
1.4 ms
5.6
ms
-
-
μs
DocID028294 Rev 4
191/255
224