STM32F777XX Datasheet, PDF (187/255 Pages) STMicroelectronics – Dual mode Quad-SPI

STM32F777xx STM32F778Ax STM32F779xx
Electrical characteristics
6:&/.
Figure 52. SWD timing diagram
W_F6:&/.
6:',2
UHFHLYH
6:',2
WUDQVPLW
W_VX6:',2
W_K6:',2
W_RY6:',2
W_Z6:&/./ W_Z6:&/.+
W_RK6:',2
06Y9
SAI characteristics:
Unless otherwise specified, the parameters given in Table 89 for SAI are derived from tests
performed under the ambient temperature, f_PCLKx frequency and VDD supply voltage
conditions summarized in Table 17, with the following configuration:
• Output speed is set to OSPEEDRy[1:0] = 10
• Capacitive load C=30 pF
• Measurement points are performed at CMOS levels: 0.5V_DD
Refer to Section 5.3.20: I/O port characteristics for more details on the input/output alternate
function characteristics (SCK,SD,WS).
Symbol
Parameter
Table 89. SAI characteristics⁽¹⁾
Conditions
Min
Max
Unit
f_MCK
F_CK
SAI Main clock output
SAI clock frequency⁽²⁾
t_v(FS)
FS valid time
t_su(FS)
FS setup time
t_h(FS)
FS hold time
t_{su(SD_A_MR)}
t_{su(SD_B_SR)}
t_{h(SD_A_MR)}
t_{h(SD_B_SR)}
Data input setup time
Data input hold time
-
Master data: 32 bits
Slave data: 32 bits
Master mode
2.7≤VDD≤3.6V
Master mode
1.71≤VDD≤3.6V
Slave mode
Master mode
Slave mode
Master receiver
Slave receiver
Master receiver
Slave receiver
256 x 8K 256xFs
-
128xFs⁽³⁾
-
128xFs
MHz
MHz
-
15
-
20
7
-
1
-
ns
1
-
3
-
3.5
-
5
-
1
-
DocID028294 Rev 4
187/255
224