STE2007 Datasheet, PDF (19/62 Pages) STMicroelectronics – 96 x 68 Single Chip LCD Controller/Driver

STE2007
4 INTERFACE
Figure 9. Timing chart for start and stop of data reading from driver
Self Test command writing
SCLK
1
2
... ₈
9
MCU TxData _D/C='0'
7
0
...
1
0
Driver TxData
High Z
...
!CS
Reading of status
1
2
... ₇
8
High Z
...
7
6
... ₁
0
...
D/C writing
1
2
D/C
7
MCU TxData begins
Driver TxData begins
MCU TxData begins
4.2 4-Line SPI
STE2007 4-lines serial interface is a bidirectional link between the display driver and the host
processor.
It consists of four lines:
– SDA Serial Data
– SCL Serial Clock
– !CS Peripheral enable: - Active Low- Enables and Disables the serial interface
– Mode selection (D/!C).
The serial interface is active only if the !CS line is low. If !CS is low after the positive edge of
!RES, the serial interface is ready to receive data after the internal reset time.
4.2.1
MCU TxData Mode (Write Mode)
STE2007 is always a slave device on the communication bus and receive the communication
clock on the SCL pin from the master. Information are exchanged byte-wide. During data
transfer, the data line is sampled by the receiver unit on the SCL rising edge.
D/!C line status set whether the byte is a command (D/!C =0) or a data (D/!C =1); D/!C line is
read on the eighth SCL clock pulse during every byte transfer.
If !CS stays low after the last bit of a command/data byte, the serial interface expects the MSB
of the next data byte on the next SCL positive edge.
If !CS line is forced high in the middle of a data transfer, not complete Data bytes and
Commands bytes are discarded.
A reset pulse on !RES pin interrupts any transmission.
19/62