LAN9218 Datasheet, PDF(15/130 Page) SMSC Corporation – High-Performance Single- Chip 10/100 Ethernet Controller with HP Auto-MDIX

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

LAN9218 Datasheet, PDF (15/130 Pages) SMSC Corporation – High-Performance Single- Chip 10/100 Ethernet Controller with HP Auto-MDIX

◁

High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX

Datasheet

Table 2.1 Host Bus Interface Signals

PIN NO.

NAME

SYMBOL

BUFFER

TYPE PINS

DESCRIPTION

21-26,29-

33,36-40

Host Data High

D[31:16]

I/O8 (PD) 16 Bi-directional data port.

Note that Pull-downâs are disabled in

32 bit mode.

43-46,49-

53,56-59,62-

Host Data Low

D[15:0]

I/O8

16 Bi-directional data port. Supports

Big/Little Endian Byte ordering.

12-18

Host Address

A[7:1]

7 7-bit Address Port. Used to select

Internal CSRâs and TX and RX FIFOs.

Read Strobe

nRD

1 Active low strobe to indicate a read

cycle.

Write Strobe

nWR

1 Active low strobe to indicate a write

cycle. This signal, qualified with nCS, is

also used to wakeup the LAN9218

when it is in a reduced power state.

Chip Select

nCS

1 Active low signal used to qualify read

and write operations. This signal

qualified with nWR is also used to

wakeup the LAN9218 when it is in a

reduced power state.

Interrupt

IRQ

O8/OD8

1 Programmable Interrupt request.

Request

Programmable polarity, source and

buffer types.

71,75,84,90,

Reserved

5 No Connect

AutoMDIX

AMDIX_EN

I (PD)

1 Enables Auto-MDIX. Pull high to

Enable

enable Auto-MDIX, pull low or leave

unconnected to disable Auto-MDIX.

10/100

SPEED_SEL I (PU)

1 This signal functions as a configuration

Selector

input on power-up and is used to select

the default Ethernet settings. Upon

deassertion of reset, the value of the

input is latched. This signal functions

as shown in Table 2.2, "Default

Ethernet Settings", below.

FIFO Select

FIFO_SEL

1 When driven high all accesses to the

LAN9218 are to the RX or TX Data

FIFOs. In this mode, the A[7:3] upper

address inputs are ignored.

SPEED_SEL

SPEED

10Mbps

100Mbps

Table 2.2 Default Ethernet Settings

DEFAULT ETHERNET SETTINGS

DUPLEX

Half-Duplex

AUTO NEG.

Disabled

Enabled

SMSC LAN9218

DATASHEET

Revision 1.5 (07-18-06)

▷