|
SI53322 Datasheet, PDF (21/22 Pages) Silicon Laboratories – 1:2 LOW JITTER LVPECL CLOCK BUFFER | |||
|
◁ |
Si53322
DOCUMENT CHANGE LIST
Revision 0.9 to 1.0
ï® Update operating conditions, including LVCMOS and
HCSL voltage support.
ï® Removed voltage reference feature.
ï® Updated Table 2, âInput Clock Specifications,â on
page 3.
ï® Updated Table 3, âDC Common Characteristics,â on
page 3.
ï® Updated Table 4, âOutput Characteristics
(LVPECL),â on page 4.
ï® Updated Table 10, âLVPECL, LVCMOS, and LVDS
Input Clock Options,â on page 7.
ï® Updated output voltage specifications.
ï® Improved data for additive jitter specifications.
ï® Improved typical phase noise plots.
ï® Updated input/output termination recommendations.
ï® Improved performance specifications with more
detail.
ï® Added pin type description to the pin descriptions
table.
ï® Updated ESD specifications.
21
Rev. 1.0
|
▷ |