SI5310 Datasheet, PDF (12/26 Pages) Silicon Laboratories – PRECISION CLOCK MULTIPLIER/REGENERATOR IC

Si5310
4. Functional Description
The Si5310 is an integrated clock multiplier and clock
regenerator device based on SIlicon Laboratories
DSPLL™ technology. The DSPLL phase locks to the
clock input signal (CLKIN) and generates a phase-
locked output clock (MULTOUT) at a multiple of the
input clock frequency. The DSPLL is also employed to
regenerate an output clock (CLKOUT) that is a jitter-
attenuated version of the input clock with clean rising
and falling edges.
The MULTOUT output is configured to operate in either
the 150–167 MHz or the 600–668 MHz frequency range
using the MULTSEL control input. A reference clock
input signal (REFCLK) is used by the DSPLL as a
reference for determination of the PLL lock status. For
convenience, REFCLK can be provided at any one of
five frequencies, each a multiple of the CLKIN
frequency. The REFCLK rate is automatically detected,
so no control inputs are needed for configuration. The
REFCLK input can be synchronous or asynchronous
with respect to the CLKIN input. The operating ranges
for the CLKIN, CLKOUT, MULTOUT, and REFCLK
signals are indicated in Table 9. Typical values for
several applications are presented in Table 10.
Table 9. CLKIN, CLKOUT, MULTOUT, REFCLK Operating Ranges
MULTSEL
CLKIN Range
(MHz)
REFCLK = 2ⁿ x CLKIN
±100 ppm
(See Note 1)
CLKOUT
MULTOUT
37.500–41.750
n = –2, –1, 0, 1, 2
1xCLKIN
16xCLKIN
0
(MULTOUT = 600–668 MHz)
75.000–83.500
150.000–167.000
300.000–334.000
n = –3, –2, –1, 0, 1
n = –4, –3, –2, –1, 0
n = –5, –4, –3, –2, –1
1xCLKIN
1xCLKIN
1xCLKIN
8xCLKIN
4xCLKIN
2xCLKIN
600.000–668.000 n = –6, –5, –4, –3, –2 See Note 2
1xCLKIN
9.375–10.438
n = 0, 1, 2, 3, 4
1xCLKIN
16xCLKIN
1
(MULTOUT = 150–167 MHz)
18.750–20.875
37.500–41.750
75.000–83.500
n = –1, 0, 1, 2, 3
n = –2, –1, 0, 1, 2
n = –3, –2, –1, 0, 1
1xCLKIN
1xCLKIN
1xCLKIN
8xCLKIN
4xCLKIN
2xCLKIN
150.000–167.000 n = –4, –3, –2, –1, 0
See Note 2
1xCLKIN
Note:
1. The REFCLK input can be set to any one of the five CLKIN multiples indicated. The REFCLK input can be
asynchronous to the CLKIN input, but must be within ±100 ppm of the stated CLKIN multiple.
2. The CLKOUT output is not valid for MULTOUT:CLKIN ratios of 1:1 (MULTOUT = 1 x CLKIN.)
12
Rev. 1.2