English
Language : 

SI5310 Datasheet, PDF (1/26 Pages) Silicon Laboratories – PRECISION CLOCK MULTIPLIER/REGENERATOR IC
Si5310
PRECISION CLOCK MULTIPLIER/REGENERATOR IC
Features
Complete precision clock multiplier and clock regenerator device:
„ Performs clock multiplication to one „ Regenerates a “clean”, jitter-
of two frequency ranges:
attenuated version of input clock
150–167 MHz or 600–668 MHz „ DSPLL™ technology provides
„ Jitter generation as low as
superior jitter performance
0.5 psrms for 622 MHz output
„ Small footprint: 4 x 4 mm
„ Accepts input clock from
„ Low power: 310 mW typical
9.4–668 MHz
„ ROHS-compliant Pb-free
packaging option available
Applications
„ SONET/SDH systems
„ Terabit routers
„ Digital cross connects
„ Optical transceiver modules
„ Gigabit Ethernet systems
„ Fibre channel
Ordering Information:
See page 21.
Pin Assignments
Si5310
Description
The Si5310 is a fully integrated low-power clock multiplier and clock
regenerator IC. The clock multiplier generates an output clock that is an
integer multiple of the input clock. The clock regenerator operates
simultaneously, creating a “clean” version of the input clock by using the
clock synthesis phase-locked loop (PLL) to remove unwanted jitter and
square up the input clock’s rising and falling edges. The Si5310 uses
Silicon Laboratories patented DSPLL® architecture to achieve superior
jitter performance while eliminating the analog loop filter found in
traditional PLL designs with a digital signal-processing algorithm.
The Si5310 represents a new standard in low jitter, small size, low power,
and ease-of-use for clock devices. It operates from a single 2.5 V supply
over the industrial temperature range (–40 to 85 °C).
REXT
VDD
GND
REFCLK+
REFCLK–
20 19 18 17 16
1
15
2
14
3
GND
Pad
13
4
12
5
11
6 7 8 9 10
PWRDN
VDD
CLKOUT+
CLKOUT–
VDD
Functional Block Diagram
CLKIN+
CLKIN–
2
BUF
DSPLL®
Phase-Locked
Loop
2
Regeneration
2
BUF
Calibration
2
BUF
Bias Gen
CLKOUT+
CLKOUT–
PWRDN/CAL
MULTOUT+
MULTOUT–
LOL
REFCLK+
REFCLK–
MULTSEL
REXT
Rev. 1.2 8/06
Copyright © 2006 by Silicon Laboratories
Si5310