English
Language : 

LC78711E Datasheet, PDF (5/43 Pages) Sanyo Semicon Device – Graphics Display Processor
LC78711E
Basic Specifications
Pin no.
Pin
Pin type
I/O
1
TEST1
Test input
I
2
TEST2
Test input
I
3
TEST3
Test output
O
4
TEST4
Test input
I
5
TEST5
Test input
I
6
TEST6
Test input
I
7
DVDD1
Power supply (+5 V)
—
8
CE
Enable input
I
9
DO
Data output
O
10
DI
Data input
I
11
CL
Clock input
I
12
PSC1
Monitor 1 output
O
13
PSC2
Monitor 2 output
O
14
WAIT
Wait signal output
O
15
INT
Wait signal output
O
16
TEST7
Test input
I
17
DVSS1
Ground
—
18
WE
DRAM output
O
19
RAS
DRAM output
O
20
A0
DRAM output
I/O
21
A1
DRAM output
I/O
22
A2
DRAM output
I/O
23
A3
DRAM output
I/O
24
A4
DRAM output
I/O
25
A5
DRAM output
I/O
26
A6
DRAM output
I/O
27
A7
DRAM output
I/O
28
DB0
DRAM input and output
I/O
29
CAS
DRAM output
O
30
DB1
DRAM input and output
I/O
31
OE
DRAM output
O
32
DB2
DRAM input and output
I/O
33
DB3
DRAM input and output
I/O
34
CB
Color bar selection
I
35
TEST8
Test output
O
36
AVSS1
Ground
—
37
AVDD1
Power supply (+5 V)
—
38
VIDEO1
Video signal (Y) output
O
39
BIAS
Capacitor connection
O
40
VIDEO2
Video signal (C) output
O
41
BFP
Burst flag signal output
O
42
LINE
Line count selection
I
43
FSCIN
Clock input
I
44
VSYNC
Vertical synchronization output
O
45
TEST9
Test input
I
46
YS
Superimpose output
O
47
CSYNC
Composite synchronization output O
48
4FSC2
Clock input
I
49
TEST10
Test output
O
50
TEST11
Test output
O
Polarity
Positive
Positive
Positive
Positive
Positive
Positive
—
Positive
Positive
Positive
Positive
Positive
Positive
Negative
Negative
Positive
—
Negative
Negative
Positive
Positive
Positive
Positive
Positive
Positive
Positive
Positive
Positive
Negative
Positive
Negative
Positive
Positive
Positive
Positive
—
—
—
—
—
Positive
—
Positive
Negative
Positive
Negative
Negative
Positive
Positive
Positive
Pin function
Test input. Must be connected to ground during normal operation.
Test input. Must be connected to ground during normal operation.
Test output
Test input. Must be connected to ground during normal operation.
Test input. Must be connected to ground during normal operation.
Test input. Must be connected to ground during normal operation.
Digital system power supply
Serial I/O data control input
Serial data output
Serial data input
Serial data I/O clock input
Serial input monitor signal output
Command monitor signal output
Serial input wait signal output (for use with bit maps)
Serial input wait signal output (for use with the sprite function)
Test input. Must be connected to ground during normal operation.
Digital system ground
DRAM write enable signal output
DRAM row address strobe signal output
DRAM address (A0) output (Functions as an input in test mode.)
DRAM address (A1) output (Functions as an input in test mode.)
DRAM address (A2) output (Functions as an input in test mode.)
DRAM address (A3) output (Functions as an input in test mode.)
DRAM address (A4) output (Functions as an input in test mode.)
DRAM address (A5) output (Functions as an input in test mode.)
DRAM address (A6) output (Functions as an input in test mode.)
DRAM address (A7) output (Functions as an input in test mode.)
DRAM data (D0) input and output
DRAM column address strobe signal output
DRAM data (D1) input and output
DRAM read enable signal output
DRAM data (D2) input and output
DRAM data (D3) input and output
Low: normal mode, high: color bar output
(A pull-down resistor is built in.)
Test output
Analog system ground
Analog system power supply
Video (luminance) signal (analog) output (D/A converter output)
Connections for a ripple exclusion capacitor
Video (chrominance) signal (analog) output (D/A converter output)
Burst signal output timing flag output
Line count selection
NTSC mode - Low: 263H, high: 262H
PAL mode - Low: 314H, high: 312H
Superimpose subcarrier clock input (A feedback resistor is built in.)
Vertical synchronizing signal output
Test input. Must be connected to ground during normal operation.
(A pull-down resistor is built in.)
Superimpose control output
Composite synchronizing signal output
External clock input for the superimpose function
(A feedback resistor is built in.)
Test output
Test output
Continued on next page.
No. 5476-5/43