LC87F06J2A Datasheet, PDF (13/32 Pages) Sanyo Semicon Device – CMOS IC FROM 192K byte, RAM 8192 byte on-chip 8-bit 1-chip Microcontroller

Continued from preceding page.
Parameter
Symbol
Total output
current
ΣIOAL(1)
ΣIOAL(2)
ΣIOAL(3)
ΣIOAL(4)
ΣIOAL(5)
ΣIOAL(6)
ΣIOAL(7)
ΣIOAL(8)
ΣIOAL(9)
Maximum power
consumption
Operating
temperature range
Storage
temperature range
ΣIOAL(10)
ΣIOAL(11)
ΣIOAL(12)
ΣIOAL(13)
Pd max
Topr
Tstg
Pins/Remarks
Port 7, XT2
Port 8
Ports 7, 8, XT2
PWM0, PWM1
SI2P0 to SI2P3
Ports 0, 2, 3
Ports 0, 2, 3
PWM0, PWM1
SI2P0 to SI2P3
PB0 to PB2
Ports A, C
Ports A, C
PB0 to PB2
Port F
Ports 1, E
Ports 1, E, F
PB4, PB6
QIP100E(14×20)
LC87F06J2A
Conditions
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
Total of all applicable pins
VDD[V]
Specification
min
typ
max
unit
15
15
30
40
80
120
mA
40
40
80
40
70
110
40
523 mW
-20
70
°C
-55
125
Recommended Operating Range at Ta = -20°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4 = VSSVCO = 0V
Parameter
Symbol
Pins/Remarks
Operating
supply voltage
(Note 2-1, 2-2)
Data-slicer
Operating
supply voltage
Base timer
Day and time
VDD(1)
VDD(2)
VDD(3)
VDD1=VDD2
=VDD3=VDD4
=VDDVCO=VDDODA
VDD1=VDD2
=VDD3=VDD4
=VDDVCO=VDDODA
VDD1
Conditions
0.196µs ≤ tCYC ≤ 200µs
1.47µs ≤ tCYC ≤ 200µs
0.196µs ≤ tCYC ≤ 0.340µs
• X’tal HOLD mode
• Base timer clock is subclock.
VDD[V]
min
4.5
2.7
Specification
typ
max
unit
5.5
5.5
4.75
5.25
counter
• FsX’tal=32.768kHz by crystal
2.0
5.5
Operating
oscillation mode.
supply voltage
Memory
sustaining
VHD
VDD1
RAM and register contents in
HOLD mode.
2.0
5.5
supply voltage
High level
VIH(1)
Ports 1, 2, 3, A
V
input voltage
PB6
SI2P0 to SI2P3
P71 to P73
2.7 to 5.5
0.3VDD
+0.7
VDD
P70 port input /interrupt
side
VIH(2)
Ports 0, 8
PB0 to PB2, PB4
Ports C, E, F
2.7 to 5.5
0.3VDD
+0.7
VDD
PWM0, PWM1
VIH(3)
VIH(4)
VIH(5)
P70 Watchdog timer side
XT1, XT2, CF1, RES
P20, P24 Small signal
input side
2.7 to 5.5
2.7 to 5.5
2.7 to 5.5
0.9VDD
0.75VDD
0.75VDD
VDD
VDD
VDD
Note 2-1: VDD must be held greater than or equal to 4.5V in the flash ROM onboard programming mode.
Note 2-2: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at
a division ratio of 1/2.
Continued on next page.
No.A0432-13/32