English
Language : 

TLK2211 Datasheet, PDF (3/21 Pages) Texas Instruments – ETHERNET TRANSCEIVERS
TLK2211
www.ti.com ................................................................................................................................................................ SLLS873B – MAY 2008 – REVISED JULY 2008
BLOCK DIAGRAM
PRBSEN
LOOPEN
PRBS
Generator
TD(0−9)
10 Bit
Registers
REFCLK
2:1
MUX
Parallel to
Serial
Clock
Phase Generator
ENABLE
TESTEN
RBC1
RBC0
SYNC/PASS
Control
Logic
PRBS
Verification
Interpolator
and
Clock Extraction
Clock
RD(0−9)
Serial to Parallel
and
Comma Detect
2:1
MUX
Clock
2:1
MUX
SYNCEN
RBCMODE
JTMS
JTRSTN
JTDI
TCK
JTAG
Control
Register
JTDO
TXP
TXN
Data
RXP
RXN
LOS
TERMINAL
NAME
NO.
SIGNAL
TXP
62
TXN
61
RXP
54
RXN
52
REFCLK
22
TD0–TD9
RD0–RD9
2–4, 6–9,
11–13
45, 44, 43,
41, 40, 39,
38, 36, 35,
34
TERMINAL FUNCTIONS
I/O
DESCRIPTION
PECL
O
PECL
I
I
I
O
Differential output transmit. TXP and TXN are differential serial outputs that interface to a copper
or an optical I/F module. TXP and TXN are put in a high-impedance state when LOOPEN is high
and are active when LOOPEN is low.
Differential input receive. RXP and RXN together are the differential serial input interface from a
copper or an optical I/F module.
Reference clock. REFCLK is an external input clock that synchronizes the receiver and transmitter
interface (100 MHz to 160 MHz). The transmitter uses this clock to register the input data
(TD0-TD9) for serialization.
The data (TDx) is registered on the rising edge of REFCLK.
Transmit data. During normal operation these inputs carry 10-bit parallel data output from a
protocol device to the transceiver for serialization and transmission. This 10-bit parallel data is
clocked into the transceiver on the rising edge of REFCLK and transmitted as a serial stream with
TD0 sent as the first bit.
Receive data. These outputs carry 10-bit parallel data output from the transceiver to the protocol
layer. The data is referenced to terminals RBC0 and RBC1, depending on the receive clock mode
selected. RD0 is the first bit received.
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s) :TLK2211
Submit Documentation Feedback
3