English
Language : 

HYS72D64301 Datasheet, PDF (18/51 Pages) Qimonda AG – 184 - Pin Registered Double-Data-Rate SDRAM Module
Product Type
Internet Data Sheet
HYS72D[64/128/256]xxx[G/H]BR–[5/6/7]–B
Registered DDR SDRAM Module
TABLE 13
IDD Specification for HYS72D[128/256]xxx[G/H]BR–7–B
Unit Note/ Test Conditions1) 2)
Organization
1 GB
1 GB
2 GB
×72
×72
×72
1 Rank
2 Ranks
2 Ranks
–7
–7
–7
Symbol
Typ. Max. Typ. Max. Typ. Max.
IDD0
1780 2060 1460 1670 2700 3090 mA 3)
IDD1
2070 2390 1650 1900 2990 3420 mA 3)4)
IDD2P
530
610
530
610
960
1080 mA 5)
IDD2F
1050 1180 1050 1180 1810 2010 mA 5)
IDD2Q
770
910
770
910
1440 1690 mA 5)
IDD3P
660
770
660
770
1230 1400 mA 5)
IDD3N
1210 1380 1210 1380 2140 2410 mA 5)
IDD4R
1920 2170 1580 1790 2840 3200 mA 3)4)
IDD4W
1990 2260 1620 1830 2920 3290 mA 3)
IDD5
3570 4230 2300 2700 4490 5260 mA 3)
IDD6
540
620
540
620
990
1110 mA 5)
IDD7
4390 5140 2810 3270 5310 6170 mA 3)4)
1) Test condition for maximum values: VDD = 2.7 V, TA = 10 °C
2) Module IDD is calculated on the basis of component IDD and includes Register an PLL
3) The module IDD values are calculated from the component IDD decathlete values are:
n * IDD×[component] for single bank modules (n: number of components per module bank)
n * IDD×[component] + n * IDD3N[component] for two bank modules (n: number of components per module bank)
4) DQ I/O (IDDQ) currents are not included into calculations: module IDD values will be measured differently depending on load conditions
5) The module IDD values are calculated from the component IDD decathlete values are:
n * IDD×[component] for single bank modules (n: number of components per module bank)
2 * n * IDD×[component] for single two bank modules (n: number of components per module bank)
Rev. 1.42, 2007-01
18
03292006-7CZA-YS85