 English |
|
|
|
|
|
|
|
| HYB18L128160BF Datasheet, PDF (18/55 Pages) Infineon Technologies AG – DRAMs for Mobile Applications | |||
| |||
| ◁ |
HY[B/E]18L128160B[C/F]-7.5
128-Mbit Mobile-RAM
Functional DescriptionCommands
Table 10 Timing Parameters for ACTIVE Command
Parameter
Symbol
- 7.5
Units Notes
min.
max.
ACTIVE to ACTIVE command period
tRC
67
â
ns
1)
ACTIVE to READ or WRITE delay
tRCD
19
â
ns
ACTIVE bank A to ACTIVE bank B delay
tRRD
15
â
ns
1) These parameters account for the number of clock cycles and depend on the operating frequency as follows:
no. of clock cycles = specified delay / clock period; round up to next integer.
2.4.5 READ
#, +
#+ % (I G H
#3
2! 3
#! 3
7 %
!
!
!
" ! " !
#!
% N AB L E ! 0
!0
$I SA B L E !0
"!
" ! " AN K !D D R ES S
#! # O L U MN ! DD R ES S
! 0 ! UT O 0 RE CH AR GE
$O Ng T # AR E
Figure 11 READ Command
Subsequent to programming the mode register with CAS latency and burst length, READ bursts are initiated with
a READ command, as shown in Figure 11. Basic timings for the DQs are shown in Figure 12; they apply to all
read operations and therefore are omitted from all subsequent timing diagrams.
The starting column and bank addresses are provided with the READ command and Auto Precharge is either
enabled or disabled for that burst access. If Auto Precharge is enabled, the row being accessed starts precharge
at the completion of the burst, provided tRAS has been satisfied. For the generic READ commands used in the
following illustrations, Auto Precharge is disabled.
Data Sheet
18
Rev. 1.71, 2007-01
05282004-NZNK-8T0D
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese