English
Language : 

BUJ103A_15 Datasheet, PDF (8/13 Pages) NXP Semiconductors – Silicon diffused power transistor
NXP Semiconductors
BUJ103A
Silicon diffused power transistor
102
IC
(A)
ICM(ma1x0)
IC(max)
1
10−1
001aac001
duty cycle = 0.01
II(3)
tp = 20 μs
(1)
50 μs
100 μs
200 μs
(2)
500 μs
DC
10−2
10−3
1
I(3)
10
III(3)
102
103
VCEclamp (V)
Tmb  25 C; Mounted with heatsink compound and 30  5 Newton force on the center of the envelope.
(1) Ptot maximum and Ptot peak maximum lines.
(2) Second breakdown limits.
(3) I = Region of permissible DC operation.
II = Extension for repetitive pulse operation.
III = Extension during turn-on in single transistor converters provided that RBE  100  and tp  0.6 s.
Fig 15. Forward bias safe operating area
7. Package information
Epoxy meets requirements of UL94 V-0 at 1⁄8 inch.
BUJ103A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 8 November 2011
© NXP B.V. 2011. All rights reserved.
8 of 13