PDI1394L40 Datasheet, PDF (73/80 Pages) NXP Semiconductors – 1394 enhanced AV link layer controller

Philips Semiconductors
1394 enhanced AV link layer controller
Preliminary specification
PDI1394L40
16.0 TIMING DIAGRAMS
16.1 AV Interface Operation
AVCLK
AV D[7:0]
MESSAGE
AVSYNC
INVALID DATA
MESSAGE
INVALID DATA
AVVALID
AVERR[0]
AVERR[1]
ASSERTED IN THE EVENT OF A BUS PACKET CRC ERROR
ASSERTED IN THE EVENT OF A DATA BLOCK SEQUENCE ERROR
Figure 35. AV Parallel Interface Operation Diagram
16.2 AV Interface Critical Timings
AVCLK
ÉÉÉÉÉÉ _{AV D [7:0], AVVALID,}
AVSYNC, AVENDPCK
SY, READY
AV D [7:0], AVERR[1:0],
AVSYNC, AVVALID
ÉÉÉÉÉÉ _VALID
t_WHIGH
t_SU
t_IH
t_OD
t_PERIOD
t_WLOW
VALID
Figure 36. AV Interface Timing Diagram
MESSAGE
SV00240
SV01870
AVxFSYNC
t_PWFS
SV00890
NOTE:
1. Timing shown is for AVxFSYNC used as an output only. When AVxFSYNC is used as an input, only the rising edge of the signal is
considered as long as the input pulse width exceeds 40 nS.
Figure 37. AVxFSYNC Timing Diagram
2000 Dec 15
70