SAA7372 Datasheet, PDF (50/60 Pages) NXP Semiconductors – Digital servo processor and Compact Disc decoder CD7

Philips Semiconductors
Digital servo processor and Compact Disc
decoder (CD7)
Product specification
SAA7372
11 OPERATING CHARACTERISTICS (I²S-BUS TIMING)
V_DD = 3.4 to 5.5 V; V_SS = 0 V; T_amb = −10 to +70 °C; unless otherwise specified
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP. MAX. UNIT
I²S-bus timing (single speed × n); see Fig.32; note 1
CLOCK OUTPUT: SCLK (C_L = 20 pF)
T_cy
output clock period
sample rate = f_s
sample rate = 2f_s
sample rate = 4f_s
t_CH
clock HIGH time
sample rate = f_s
sample rate = 2f_s
sample rate = 4f_s
t_CL
clock LOW time
sample rate = f_s
sample rate = 2f_s
sample rate = 4f_s
OUTPUTS: WCLK, DATA AND EF (C_L = 20 pF)
t_su
set-up time
sample rate = f_s
sample rate = 2f_s
sample rate = 4f_s
t_h
hold time
sample rate = f_s
sample rate = 2f_s
sample rate = 4f_s
−
472.4/n −
ns
−
236.2/n −
ns
−
118.1/n −
ns
166/n −
−
ns
83/n
−
−
ns
42/n
−
−
ns
166/n −
−
ns
83/n
−
−
ns
42/n
−
−
ns
95/n
−
−
ns
48/n
−
−
ns
24/n
−
−
ns
95/n
−
−
ns
48/n
−
−
ns
24/n
−
−
ns
Note
1. The I²S-bus timing is directly related to the overspeed factor ‘n’ in the normal operating mode. In the lock-to-disc
mode ‘n’ is replaced by the disc speed factor ‘d’.
SCLK
WCLK
DATA
EF
1998 Feb 26
clock period Tcy
t _CL
t _CH
th
t _su
VDD – 0.8 V
0.8 V
VDD – 0.8 V
0.8 V
MBG407
Fig.32 I²S-bus timing diagram.
50