83C145 Datasheet, PDF (22/40 Pages) NXP Semiconductors – Microcontrollers for TV and video MTV

Philips Semiconductors
Microcontrollers for TV and video (MTV)
Product specification
83C145; 83C845
83C055; 87C055
13.7 OSD Control Register OSCON
Table 23 OSD Control Register OSCON (address C0H)
7
6
5
4
3
2
1
0
IV
Pv
Lv
Ph
Pc
Po
DH
BFe
Table 24 Description of OSCON bits (see note 1)
BIT
SYMBOL
DESCRIPTION
7
IV
Interrupt flag for the OSD feature. Bit IV is set by the leading edge of the VSYNC pulse,
and is cleared by the hardware when the VSYNC interrupt routine is vectored to. It can
also be set or cleared by software writing a logic 1 or logic 0 to this bit.
6
Pv
Pv defines the active VSYNC input polarity. If Pv = 0, then VSYNC input is active HIGH;
if Pv = 1, then VSYNC input is active LOW.
One effect of bit Pv is that the VID2 to VID0 and VCTRL outputs are blocked (held at
black/inactive) during the active time of VSYNC. The IV bit is set on the leading edge of
the VSYNC pulse; thus Pv controls whether the OSD interrupt occurs in response to a
HIGH-to-LOW or LOW-to-HIGH transition on VSYNC.
5
Lv
Lv defines the active edge of VSYNC. The active edge (leading or trailing) of VSYNC
(as defined by Pv), clears the state counter which determines the vertical start of on
screen data. Time reference for the video field is the leading edge of VSYNC, if Lv = 0,
or the trailing edge of VSYNC, if Lv = 1.
4
Ph
Ph defines the active HSYNC input polarity. If Ph = 0, then HSYNC input is active HIGH;
if Ph = 1, then HSYNC input is active LOW.
3
Pc
Pc defines the active VCTRL output polarity; VCTRL output active means: show the
colour on VID2 to VID0. If Pc = 0, then VCTRL output is active HIGH; If Pc = 1, then
VCTRL output is active LOW.
2
Po
Po defines the VID2 to VID0 outputs polarity; bit is needed only because the Shadowing
feature needs to generate black pixels without reference to a register value. Internally,
the 3-bit code ‘000B’ always designates black.
If Po = 0, a logic 0 internal to the 83C055 corresponds to a LOW on one of the
VID2 to VID0 pins.
If Po = 1, a logic 1 internal to the 83C055 corresponds to a LOW on one of the
VID2 to VID0 pins.
1
DH
If DH = 1, character sizes are doubled vertically but not horizontally. This feature allows
the 83C055 to be used in ‘improved definition’ systems that are not interlaced.
The vertical doubling imposed by DH does not affect the VStart logic as described in
Table 30; it operates in HSync units regardless of DH or D.
0
BFe
Background/Foreground enable; output BF. If BFe = 1, then the BF output tracks
whether each bit in displayed characters is a Foreground bit (LOW), or a Background bit
(HIGH). If BFe = 0, then the BF pin remains HIGH.
Note
1. It is theoretically possible that a VSYNC interrupt could be missed, or an extra one generated, if OSCON is read,
then modified internally (e.g. in ACC), and the result written back to OSCON. However, none of the other bits in
OSCON are reasonable candidates for dynamic change. Special provisions are included in the 83C055 logic so that
IV will not be changed by a single ‘read-modify-write’ instruction such as SETB or CLR, unless the instruction
specifically changes IV.
1996 Mar 22
22