TCC-206 Datasheet, PDF (24/33 Pages) ON Semiconductor – Six-Output PTIC Control IC

TCC−206
Register RFFE:
RFFE_REG_0x9
Address RFFE A[4:0]:
0x09
Reset Source: nreset_dig or SWR = ‘1’ or PWR_MODE = ‘01’ (transition through STARTUP mode)
Bits
Reset
7
6
HW Wake-Up Polarity
W-0
W-1
5
HW Wake−
Up Disable
W-0
4
3
DAC_WAKEUP_CTRL
W-0
W-0
2
Turbo Latency
Select
W-0
1
Reserved
W-0
0
boost_en_fast_st
(OTP duplicated) (2)
W-0
1. Changing RFFE_REG_0x09 bits [7:5] while chip is in LP STD mode does not have effect, until chip
returns to ACTIVE mode because bits [7:5] are shadowed when entering LP STD mode.
2. boost_en_fast_st can be set in ACTIVE or in LP mode
Bit [7:6]: HW Wake−Up Polarity
00: HW Wake−Up is always active LOW
01: (default) HW Wake−Up is always active HIGH
10: HW Wake−Up has inverted polarity referred to TRIG pin:
a. when RFFE_REG_0x11/TRIG_SEL = 1, HW Wake−Up is always active LOW
b. when RFFE_REG_0x11/TRIG_SEL = 0, HW Wake−Up is:
i.
active LOW if RFFE_REG_0x11/TRIG_EDGE = 0 ii.
active HIGH if
RFFE_REG_0x11/TRIG_EDGE = 1
11: HW Wake−Up has same polarity as TRIG pin:
a. when RFFE_REG_0x11/TRIG_SEL = 1, HW Wake−Up is always active HIGH
b. when RFFE_REG_0x11/TRIG_SEL = 0, HW Wake−Up is:
i.
active HIGH if RFFE_REG_0x11/TRIG_EDGE = 0
ii. active LOW if RFFE_REG_0x11/TRIG_EDGE = 1
Bit [5]: HW Wake−Up Disable
0 : (default) HW Wake−Up is enabled
1: HW Wake−up is disabled
Bit [4:3]: DAC Wake−up Control applicable to Wake−up from LP
00: (default) Don’t apply Turbo when Wake−up from LP
01: Always apply Turbo UP when Wake−up from LP. Turbo UP is calculated based on DAC value
prior to enter
LP STD mode.
10: Apply Turbo UP when Wake−up from LP when HW Wake−up is applied, but don’t apply Turbo
UP when
SW Wake−up is applied
11: unused
NOTE 1: Turbo i s NOT appl i ed after Wake−up to the DACs whi ch are programmed with 0x00 in
the DAC value register
NOTE 2: When Bi t[4:3] = ‘10’ or ‘01’, then Turbo i s appl i ed after Wake−up regardl ess if:
− DAC values are updated or not
− l ast DAC val ue update i s equal wi th ol d DAC val ue
NOTE 3: When RFFE_REG_0x31 / Wake−up DAC Ctrl i s ‘0’ (default) Turbo after Wake−Up i s
appl i ed after fi rst vhv_too_low fal ling edge is detected. When RFFE_REG_0x31 / Wake−up DAC
Ctrl i s ‘1’ Turbo after Wake−up i s appl i ed after rc_clk starts.
Bit [2]: Turbo UP latency Select when Wake−up from LP.
This field has no effect when DAC_WAKEUP_CTRL[1:0] = ‘00’
0 : (default) Turbo UP latency is 50us
1: Turbo UP latency is 100us
Bit [1]: Fast Transition to Active Mode Enable
0: (default) Slow, current as low as possible in LP mode
1 Fast, RC oscillator and bandgap stay on, refer to section 5.6.2.4.2
Bit [0]: Boost Fast Startup Enable
0: (default) Startup with selected boost_il_trim
1: Startup with boost_il_trim_st[2:0], only if OTP[59]=1. The value of boost_il_trim_st[2:0] is applied
starting from the moment when RFFE_REG_0x1C / Power Mode filed is written ‘00’ during LP mode,
until first vhv_too_low negative edge is detected.
www.onsemi.com
24