XOCLCC6EVB Datasheet, PDF (2/9 Pages) ON Semiconductor – Crystal Clock Oscillator Module Evaluation Board Manual for NBX Family

XOCLCC6EVB
EVALUATION BOARD MAP
3
2
HL
1
VDD
4
OE
J1
HL
5
11
10
FSEL
J2
6
SMAGND
C3
7
DUTGND
C4
8
9
Figure 2. Evaluation Board Layout
Table 1. EVALUATION BOARD MAP DESCRIPTION
Number
Description
1
DUT PIN6 Positive supply connection anvil and test point.
2
Decoupling capacitors. See BOM/board schematic for details.
3
DUT PIN 4 OE jumper header to force logic HIGH (Active) or LOW (Outputs Disabled to High Impedance).
Leave open or use jumper to force HIGH (OE Pin defaults HIGH when left floating) (see Figure 3 below)
4
OE connection anvil and test point.
5
DUT PIN 2 FSEL jumper header to force logic HIGH or LOW. FSEL Pin defaults HIGH when left floating. (see
Figure 3 below)
6
FSEL connection anvil and test point.
7
Device ground (DUTGND) connection anvil and test point.
8
DUT PIN 3 GND/SMAGND jumper header to force DUTGND connection to SMAGND. (see Figure 3 below)
9
SMAGND connection anvil and test point.
10
SMA outputs (CLK/CLK).
11
6 pin CLCC 5mmX7mm DUT (Device under test).
http://onsemi.com
2