DS90CR561 Datasheet, PDF (7/12 Pages) National Semiconductor (TI) – LVDS 18-Bit Color Flat Panel Display (FPD) Link

AC Timing Diagrams (Continued)
DS012470-16
Measurements at Vdiff = 0V
TCCS measured between earliest and latest initial LVDS edges.
TxCLK OUT Differential High→Low Edge for DS90CF561
TxCLK OUT Differential Low→High Edge for DS90CR561
FIGURE 6. DS90CR561 (Transmitter) Channel-to-Channel Skew and Pulse Width
DS012470-12
FIGURE 7. DS90CR561 Setup/Hold and High/Low Times
DS012470-13
FIGURE 8. DS90CR562 Setup/Hold and High/Low Times
DS012470-17
FIGURE 9. DS90CR561 (Transmitter) Clock In to Clock Out Delay
7
www.national.com