English
Language : 

PC87307 Datasheet, PDF (28/218 Pages) National Semiconductor (TI) – PC87307/PC97307 Plug and Play Compatible and PC97 Compliant SuperI/O
Configuration
Index
0030h
0031h
TABLE 2-6. PnP Logical Device Control Registers
Name
Definition
Activate
For each logical device there is one Activate register that controls whether or not the
logical device is active on the ISA bus.
This is a read/write register.
Before a logical device is activated, I/O Range Check must be disabled.
Bit 0 - Logical Device Activation Control
0 - Do not activate the logical device.
1 - Activate the logical device.
Bits 7-1 - Reserved
These bits are reserved and return 0 on reads.
I/O Range Check
This register is used to perform a conflict check on the I/O port range programmed
for use by a logical device.
This register is read/write.
Bit 0 - I/O Range Check control
0 - The logical device drives 00AAh.
1 - The logical device responds to I/O reads of the logical device's assigned I/O
range with a 0055h when I/O Range Check is enabled.
Bit 1 - Enable I/O Range Check
0 - I/O Range Check is disabled.
1 - I/O Range Check is enabled. (I/O Range Check is valid only when the logical
device is inactive).
Bits 7-2 - Reserved
These bits are reserved and return 0 on reads.
TABLE 2-7. PnP I/O Space Configuration Registers
Index
60h
61h
62h
63h
Name
Definition
I/O Port Base Read/write value indicating the selected I/O lower limit address bits 15-8 for I/O
Address Bits (15-8) descriptor 0.
Descriptor 0
I/O Port Base Read/write value indicating the selected I/O lower limit address bits 7-0 for I/O
Address Bits (7-0) descriptor 0.
Descriptor 0
I/O Port Base Read/write value indicating the selected I/O lower limit address bits 15-8 for I/O
Address Bits (15-8) descriptor 1.
Descriptor 1
I/O Port Base Read/write value indicating the selected I/O lower limit address bits 7-0 for I/O
Address Bits (7-0) descriptor 1.
Descriptor 1
www.national.com
28