English
Language : 

PC87364 Datasheet, PDF (111/180 Pages) National Semiconductor (TI) – 128-Pin LPC SuperI/O with Extended Wake-Up and Protection Support
3.0 System Wake-Up Control (SWC) (Continued)
3.4.32 Standby GPIO Pin Configuration Register (SBGPCFG)
This is a group of twelve configuration registers. Eight are identical for GPIOE and GPIE, two are identical for GPOS, and .
two are identical for GPIS. Each GPIOE/GPIE register is associated with one GPIOE/GPIE pin, and each GPOS and GPIS
register is associated with one GPOS or GPIS pin. The entire set is mapped to the same address. The mapping scheme is
based on the Standby GPIO Pin Select (SBGPSEL) register that functions as an index register, and the specific Standby
GPIO Pin Configuration register that reflects the configuration of the currently selected pin.
Bits 0-3 are applicable only for pins GPIOE0-5 and GPOS0,1. Bits 4-6 are applicable for all GPIOE/GPIE pins.
Location: Bank 3, Offset 14h
Type:
R/W (bit 3 is set only)
For GPIOE and GPIE:
Bit
Name
Reset
7
Reserved
0
6
Event
Debounce
Enable
1
5
4
Event
Polarity
Event Type
0
0
3
Lock
0
2
Pull-Up
Control
1
1
Output
Type
0
0
Output
Enable
0
For GPOS:
Bit
7
Name
Reset
0
6
5
Reserved
0
0
4
3
2
1
0
Lock
Pull-Up
Control
Output
Type
Output
Enable
0
0
1
0
1
For GPIS:
Bit
Name
Reset
7
6
5
4
3
2
1
0
Reserved
0
0
0
0
0
0
0
0
Bit
Description
7 Reserved (for GPOS and GPIS, bits 7-4 and 7-0 are reserved, respectively)
6 Event Debounce Enable
0: Disabled
1: Enabled (default)
5 Event Polarity. This bit defines the polarity of the signal that causes a detection of an event from the
corresponding GPIO pin.
0: Falling edge or low level input (default)
1: Rising edge or high level input
4 Event Type. This bit defines the signal type that causes a detection of an event from the corresponding GPIO
pin.
0: Edge input (default)
1: Level input
3 Lock. This bit locks bits 2-0 of this register. These bits are associated with the GPIO pin currently selected by
the SBGPSEL register. Once this bit is set to 1 by software, it can only be cleared to 0 by VSB power-up reset.
0: No effect (default at VSB power-up reset)
1: Direction, output type, pull-up and output value locked
109
www.national.com