DS90C241_0608 Datasheet, PDF (11/21 Pages) National Semiconductor (TI) – 5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

AC Timing Diagrams and Test Circuits (Continued)
FIGURE 13. Deserializer PLL Lock Times and RPWDNB TRI-STATE Delay
20171914
20171915
FIGURE 14. Transmitter Output Eye Opening (TxOUT_E_O)
11
www.national.com