English
Language : 

UPD78F9177 Datasheet, PDF (36/56 Pages) NEC – 8-BIT SINGLE-CHIP MICROCONTROLLER
µPD78F9177, 78F9177Y
(c) AC Characteristics
Parameter
Symbol
SMB Mode
MIN.
MAX.
Standard Mode I2C
Bus
MIN.
MAX.
High-speed Mode I2C
Bus
Unit
MIN.
MAX.
SCL0 clock frequency
fCLK
10
100
0
100
0
400
kHz
Bus free time
tBUF
4.7
−
4.7
−
1.3
−
µs
(between stop and start condition)
Note1
Hold time
tHD:STA
4.0
−
4.0
−
0.6
−
µs
Start/restart condition setup time
tSU:STA
4.7
−
4.7
−
0.6
−
µs
Stop condition setup time
tSU:STO
4.0
−
4.0
−
0.6
−
µs
Data hold When using CBUS-
tHD:DAT
−
−
5
−
−
−
µs
time
compatible master
When using SMB/IIC
300
−
−
−
Note2
0
Note3
900
ns
bus
Data setup time
tSU:DAT
250
−
250
−
Note4
100
−
ns
SCL0 clock low-level width
tLOW
4.7
−
4.7
−
1.3
−
µs
SCL0 clock high-level width
tHIGH
4.0
50
4.0
−
0.6
−
µs
SCL0 and SDA0 signal fall time
tF
−
300
−
300
−
300
ns
SCL0 and SDA0 signal rise time
tR
−
1000
−
1000
−
300
ns
Spike pulse width controlled by
tSP
input filter
−
−
−
−
0
50
ns
Timeout
tTIMEOUT
25
35
−
−
−
−
ms
Total extended time of SCL0 clock tLOW:SEXT
−
25
−
−
−
−
ms
low-level period (slave)
Total extended time of cumulative tLOW:MEXT
−
10
−
−
−
−
ms
clock low-level period (master)
Capacitive load per each bus line Cb
−
−
−
400
−
400
pF
Notes 1. In the start condition, the first clock pulse is generated after this hold time.
2. To fill in the underfined area of the SCL0 falling edge, it is necessary for the device to internally
provide at least 300 ns of hold time for the SDA0 signal (which is VIHmin. of the SCL0 signal).
3. If the device does not extend the SCL0 signal low hold time (tLOW), only maximum data hold time
tHD:DAT needs to be fulfilled.
4. The high-speed mode I2C bus is available in the SMB mode and the standard mode I2C bus system.
At this time, the conditions described below must be satisfied.
If the device extends the SCL0 signal low state hold time
tSU:DAT ≥ 250 ns
If the device extends the SCL0 signal low state hold time
Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (tRmax.+
tSU:DAT = 1000 + 250 = 1250 ns by the SMB mode or the standard mode I2C bus specification).
36
Data Sheet U14022EJ1V0DS00