|
M38503MXH Datasheet, PDF (80/86 Pages) Mitsubishi Electric Semiconductor – SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER | |||
|
◁ |
MITSUBISHI MICROCOMPUTERS
3850 Group (Spec. H)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Table 36 Switching characteristics (1)
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = â20 to 85 °C, unless otherwise noted)
Symbol
Parameter
tWH (SCLK1)
tWL (SCLK1)
td (SCLK1-TXD)
tv (SCLK1-TXD)
tr (SCLK1)
tf (SCLK1)
tWH (SCLK2)
tWL (SCLK2)
td (SCLK2-SOUT2)
tv (SCLK2-SOUT2)
tf (SCLK2)
tr (CMOS)
tf (CMOS)
Serial I/O1 clock output âHâ pulse width
Serial I/O1 clock output âLâ pulse width
Serial I/O1 output delay time (Note 1)
Serial I/O1 output valid time (Note 1)
Serial I/O1 clock output rising time
Serial I/O1 clock output falling time
Serial I/O2 clock output âHâ pulse width
Serial I/O2 clock output âLâ pulse width
Serial I/O2 output delay time (Note 2)
Serial I/O2 output valid time (Note 2)
Serial I/O2 clock output falling time
CMOS output rising time (Note 3)
CMOS output falling time (Note 3)
Test conditions
Limits
Unit
Min.
Typ. Max.
tC(SCLK1)/2â30
ns
Fig.76
tC(SCLK1)/2â30
ns
140
ns
â30
ns
30
ns
30
ns
tC(SCLK2)/2â160
ns
tC(SCLK2)/2â160
ns
200
ns
0
ns
30
ns
10 30
ns
10 30
ns
Notes 1: When the P25/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is â0â.
2: When the P01/SOUT2 and P02/SCLK2 P-channel output disable bit of the Serial I/O2 control register 1 (bit 7 of address 001516) is â0â.
3: The XOUT pin is excluded.
Table 37 Switching characteristics (2)
(VCC = 2.7 to 5.5 V, VSS = 0 V, Ta = â20 to 85 °C, unless otherwise noted)
Symbol
Parameter
tWH (SCLK1)
tWL (SCLK1)
td (SCLK1-TXD)
tv (SCLK1-TXD)
tr (SCLK1)
tf (SCLK1)
tWH (SCLK2)
tWL (SCLK2)
td (SCLK2-SOUT2)
tv (SCLK2-SOUT2)
tf (SCLK2)
tr (CMOS)
tf (CMOS)
Serial I/O1 clock output âHâ pulse width
Serial I/O1 clock output âLâ pulse width
Serial I/O1 output delay time (Note 1)
Serial I/O1 output valid time (Note 1)
Serial I/O1 clock output rising time
Serial I/O1 clock output falling time
Serial I/O2 clock output âHâ pulse width
Serial I/O2 clock output âLâ pulse width
Serial I/O2 output delay time (Note 2)
Serial I/O2 output valid time (Note 2)
Serial I/O2 clock output falling time
CMOS output rising time (Note 3)
CMOS output falling time (Note 3)
Test conditions
Limits
Min.
Typ. Max.
Unit
tC(SCLK1)/2â50
ns
Fig.76
tC(SCLK1)/2â50
ns
350
ns
â30
ns
50
ns
50
ns
tC(SCLK2)/2â240
ns
tC(SCLK2)/2â240
ns
400
ns
0
ns
50
ns
20 50
ns
20 50
ns
Notes 1: When the P25/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is â0â.
2: When the P01/SOUT2 and P02/SCLK2 P-channel output disable bit of the Serial I/O2 control register 1 (bit 7 of address 001516) is â0â.
3: The XOUT pin is excluded.
80
|
▷ |